




Note: The pin numbering on these connectors is done on a logical basis looking down at the topside of the daughter board.

Connectors: The connectors on this page are numbered in the same orientation as the Nios board connectors




Note: This connector plugs into JP11

Note: The 5.0V and 3.3V sources come from headers U8 and U9.






Note: This connector plugs into JP12



Note: This connector plugs into JP13

Title		
OS Support Board		
Size	Document Number	Rev
A	1.0	2
Date:	Friday, July 06, 2001	Sheet 1 of 3



Note: ~CSEL pulled low on board indicating Master IDE device.

Note: ~ATA_SEL pulled low to indicate IDE true mode operation.

M1

RESET#	1	RESET#	Vss	2	GND	
IDE_D7	3	DQ7	DQ8	4	IDE_D8	
IDE_D6	5	DQ6	DQ9	6	IDE_D9	
IDE_D5	7	DQ5	DQ10	8	IDE_D10	
IDE_D4	9	DQ4	DQ11	10	IDE_D11	
IDE_D3	11	DQ3	DQ12	12	IDE_D12	
IDE_D2	13	DQ2	DQ13	14	IDE_D13	
IDE_D1	15	DQ1	DQ14	16	IDE_D14	
IDE_D0	17	DQ0	DQ15	18	IDE_D15	
GND	19	Vss	Key	20	×	GND
Reserved2	21	Reserved	Vss	22	×	GND
IDE_IOWR#	23	IOW#	Vss	24	×	GND
IDE_IORD#	25	IOR#	Vss	26	×	GND
IDE_IORDY#	27	IOCHRDY#	ALE	28	×	IDE_ALE
Reserved1	29	Reserved	Vss	30	×	GND
IDE_IRQ	31	INTRQ	IOCS16#	32	×	IDE_IOC16#
IDE_A1	33	Addr1	PDIAG#	34	×	IDE_A2
IDE_A0	35	Addr0	Addr2	36	×	IDE_CS1#
IDE_CS0#	37	CS1FX#	CSFX3#	38	×	IDE_CS1#
IDE_ACT	39	DASP#	Vss	40	×	GND

IDE_HEADER



Note: This is the IDE header.

U7


GND	1	Vss	CD1#	26	GND	
IDE_D3	2	DO3	D11	27	IDE_D11	
IDE_D4	3	DO4	D12	28	IDE_D12	
IDE_D5	4	DO5	D13	29	IDE_D13	
IDE_D6	5	DO6	D14	30	IDE_D14	
IDE_D7	6	DO7	D15	31	IDE_D15	
IDE_CS0#	7	CS0#	CS1#	32	IDE_CS1#	
GND	8	A10	VS1#	33	GND	
GND	9	ATA_SEL#	IORD#	34	IDE_IORD#	
GND	10	AO9	IOWR#	35	IDE_IOWR#	
GND	11	AO8	WE#	36	5.0V	
GND	12	AO7	INTRQ	37	IDE_IRQ	
5.0V	13	Vcc	Vcc	38	5.0V	
GND	14	AO6	CSEL#	39	GND	
GND	15	AO5	VS2#	40	×	
GND	16	AO4	RESET#	41	×	RESET#
GND	17	AO3	IORDY	42	×	IDE_IORDY#
IDE_A2	18	AO2	INPACK#	43	×	5.0V
IDE_A1	19	AO1	REG#	44	×	IDE_ACT
IDE_A0	20	AO0	DASP#	45	×	IDE_D8
IDE_D0	21	DO0	PDIAG#	46	×	IDE_D9
IDE_D1	22	DO1	DO8	47	×	IDE_D10
IDE_D2	23	DO2	DO9	48	×	GND
IDE_IOC16#	24	IOCS16#	D10	49	×	GND
GND	25	CD2#	Vss	50	×	GND

CF_HEADER


Note: CF card is using True IDE Mode, all other CF card modes have been disabled by the pinout of this component.







Title		
OS Support Board		
Size	Document Number	Rev
A	1.0	2
Date:	Friday, July 06, 2001	Sheet 2 of 3



Real Time Clock Circuit




DS1306




Note: This actually represents the battery socket.

Temperature Circuit



DS1722



Title		
OS Support Board		
Size	Document Number	Rev
A	1.0	2
Date:	Friday, July 06, 2001	Sheet 3 of 3