



SRAM Timing Specs (p. 298)



HM62864 Signals (64×8)

- $\overline{CS1}$, $\overline{CS2}$ - Chip Select
- "turn the chip on"
- \overline{OE} - Output Enable
- enable output tri-state buffers
- \overline{WE} - Write Enable
- enable data input tri-state buffers
- A0-A15 - 16 Address Lines
- "point to a 1-byte value"
- I/O0-I/O7 - 8 Data Lines

8088 Memory Interface (8-bit Data Bus)



- 8088 has 20 Address Outputs; 62864 has 16 Address Inputs

8088 Memory Map Example (8-bit Data Bus)

- 8088 Address Range: 00000h - fffffh
- HM62864 Address Range: 0000h - ffffh
- Let HM62864 Occupy "Low Part" of Address Space of 8088

fffffh	HM62864
10000h	
0ffffh	
00000h	

8088 Address Decoder Circuit

- "Turn On" the Memory Chip when: $A_{19}=A_{18}=A_{17}=A_{16}=0$

A19	A18	A17	A16	MSEL
0	0	0	0	0
1	x	x	x	1
x	1	x	x	1
x	x	1	x	1
x	x	x	1	1

A19 A18	A17 A16	00	00	00	00
00	00	0	1	1	1
00	01	1	1	1	1
00	11	1	1	1	1
00	11	1	1	1	1

MSEL = A19 + A18 + A17 + A16

8088 Address Decoder Circuit

- "Map" HM62864 to Different Address Range: E0000h - EFFFFh
- Need CS2=0 when: $\{A_{19}, A_{18}, A_{17}, A_{16}\} = \{1, 1, 1, 0\}$

A19	A18	A17	A16	MSEL
1	1	1	0	0
0	x	x	x	1
x	0	x	x	1
x	x	0	x	1
x	x	x	1	1

A19 A18	A17 A16	00	00	00	00
00	00	1	1	1	1
00	01	1	1	1	1
00	11	1	1	1	0
00	11	1	1	1	1

MSEL = A19 + A18 + A17 + A16


Memory Banks

- 8086/186/286/386SX has 16 Data Lines D15-D0, HM62864 Only Has 8 I/O7 – I/O0
- Must Use a "Memory Bank"
 - 1 SRAM for Storing Bytes with "Even Addresses" (... 0₂)
 - 1 SRAM for Storing Bytes with "Odd" Addresses" (... 1₂)
- 8086 has BHE Control Signal – (Bank High Enable)
- Can Use Combination of A0 and BHE to Determine Type of Access

BHE	A0	Access Type
0	0	1 word (16-bits)
0	1	Odd Byte (D15-D8)
1	0	Even Byte (D7-D0)
1	1	No Access

86,186,286,386SX Memory Interface

- Connect CPU A16-A1 Outputs to Memory Chip A15-A0 Inputs
- Use A0 and BHE to "Select" the Correct Memory Chip
- "Bank Select" Circuit



Misaligned Access


- 1 Word = 16 bits – Can Have a Misaligned Access

MSB	LSB	Access
odd	even	aligned
even	odd	misaligned
- Misaligned Words Require 2 Bus Cycles! (2)(2.3T)=4.6T
 - Access LSB (odd) Byte on D15-D8
 - Access MSB (even) Byte on D7-D0
- "Aligning" Program Data Can Speed Up Execution
 - "Wastes" Memory (fragments RAM)
 - Most Optimizing Compilers do it Automatically
 - Up to Assembler Language Programmer

80386DX and 80486 Memory Interface (32 bit)

- 4 Banks of Byte-Wide RAM Required
- With HM62864 – Minimum Memory Size is 256kB
 - need 4 of these 64kx8 Chips
- These Processors are Restricted to Aligned Access
 - Do Not Have A1, A0 Pins
 - Do Have $\overline{\text{BE}}_3, \overline{\text{BE}}_2, \overline{\text{BE}}_1, \overline{\text{BE}}_0$ (Byte Enables)
- Memory Bank is Selected Using the Byte Enable Signals


80386DX/80486 with 256kB Memory



Pentium+ Memory Interface (64 bit)

- 8 Banks of Byte-Wide RAM Required
- With HM62864 – Minimum Memory Size is 512kB
 - need 8 of these 64kx8 Chips
 - at least 1 chip per bank (byte)
- These Processors are Restricted to Aligned Access
 - Do Not Have A2, A1, A0 Pins
 - Do Have $\overline{\text{BE}}_7 - \overline{\text{BE}}_0$ (Byte Enables)
- Memory Bank is Selected Using the Byte Enable Signals

Pentium+ with 512kB Memory



Address Decoding

- General
 - 1) MS Address Lines Used as Decoder Inputs
 - 2) LS Address Lines Used to Select Memory Banks
 - 3) "Middle Address Lines" Connected Directly to Memory Chip Address Inputs
- Address Decoder
 - Circuit with MS Address Lines as Inputs
 - Output is the Chip Select (CS) Signal(s)
- Address Decoder Logic "Decides" Where Memory is Located
 - Memory Map

Book Reviews Logic Design – PALs, CUPL, etc. – Read This On Your Own

XT Memory Map

00000h	IVT	"Interrupt Vector Table"
00400h	BIOS DATA	"keyboard status bytes, disk parm. tables, etc."
00500h	DOS/BASIC Reserved	"COMMAND.COM, IO.SYS, MSDOS.SYS"
00600h	USER Space	"Application Programs and Data"
A0000h	Video Buffer	"Dual-Port RAM Containing Display Pages"
C0000h	BIOS Expansions	"EGA BIOS, PGA Comm., XT HD, etc."
E0000h	BIOS Extensions	"SCSI Controller Card BIOS, NIC BIOS, etc. – ROM"
F0000h	ROM BIOS	"POST, Bootstrap, ROM-BIOS ISRs"
FFFFFFh		