











Instruction Format Example				
	7		0	1
low addr		opcode	d w	
	mod	reg	r/m	
		optional		Low Displacement or Immediate
		optional		High Displacement or Immediate
		optional		Low Immediate
high addr		optional		High Immediate
Consider the Inst	Consider the Instruction:		mov	ax, bx
The Assembler t	The Assembler translates this into:		8B C3	
opcode is:	1000	10	mov	
d is:	1			tion is register
w is:	1		destina	tion size = 1 word
mod is:	11			cates that r/m specifies a register
reg is:	000			tion register is ax
r/m is:	011		source	register is bx



	Assembler	versus Ma	achine Code
ADD SUB AND INC DEC	AX, BX AX, BX AX BX	AX gets its on BX gets its on	AX-BX se AND of AX and BX riginal value plus 1 riginal value minus 1
MOV	AX, BX	01 D8 29 D8 LOADER 21 D8 40 4B 8B C3	s in BX 93ee:db16 01 al9fe 93ee:db20 29 ala00 93ee:db21 D8 ala01 93ee:db22 21 ala02 93ee:db22 21 ala02 93ee:db22 B8 ala03 93ee:db24 40 ala04 93ee:db25 4B ala05 93ee:db26 8B ala06 93ee:db27 C3 ala07 kg/cal physical physical physical physical physical physical physical physical

Operand types

1) Register - Encoded in Instruction • Fastest Executing

- No Bus Access (in Instr. Queue)
 Short Instruction Length

2) Immediate - Constant Encoded in Instruction
8 or 16 bits
No Bus Access (in Instr. Queue)
Can only be Source Operand

3) Memory - Requires Bus Transfer • Can Require Computation of Address • Address of Operand *DATA* is Called

EFFECTIVE ADDRESS



1) Resident at an Address

- Fastest Executing
- No Bus Access (in Instr. Queue)
 Short Instruction Length
- 2) Immediate Constant Encoded in Instruction
 - 8 or 16 bits
 - No Bus Access (in Instr. Queue) • Can only be Source Operand
- 3) Memory Requires Bus Transfer
 - Can Require Computation of Address • Address of Operand DATA is Called
 - **EFFECTIVE ADDRESS**

Effective Address

- Computed by EU
- In General,
- displacement + base register + index register
- Any Combination of These 3 Values
 - Leads to Several Different Addressing Modes

Displacement

- 8 or 16 bit Constant in the Instruction
 "base register" Must be BX or BP
 "index register" Must be SI or DI

Addressing Modes

CLASSIFICATION II CLASSIFICATION I

•Register/Register* •Immediate* Direct •Register Indirect •Based Indexed •Based Indexed •String •I/O Port

•Register/Register* •Immediate* Direct Indirect -Register Indirect -Based -Indexed -Based Indexed String

•I/O Port

*Considered to be Addressing Modes by Some People, although the Technically Involve No Memory Accesses























mov al.	bl	:8-bit register addressing	
mov di,	bp	;16-bit register addressing	Register
mov eax,	eax	;32-bit register addressing	
mov al,	12	;8-bit immediate, al<-0ch	
mov cx,	faceh	;16-bit immediate, cx<-64,206	Immedia
mov ebx,	2h	;32-bit immediate, ebx<-0000002h	
mov al,	LIST	;al<-8 bits stored at label LIST	1
mov ch,	DATA	;ch<-8 bits stored at label DATA	Direct
mov ds,	DATA2	;ds<-16 bits stored at label DATA2	
mov al,	[bp]	;al<-8 bits stored at SS:BP	1
mov ah,	[bx]	;ah<-8 bits stored at DS:BX	
mov ax,	[bp]	;ax<-16 bits stored at SS:BP	
mov eax,	[bx]	;eax<-32 bits stored at DS:BX	
mov ax,	es:[bp]	;ax<-16 bits stored at SS:DI	
mov al,	[bp+2]	;al<-8 bits stored at SS:(BP+2)	Based
mov ax,	[bx-4]	;ax<-16 bits stored at DS:(BX-4)	Duocu
mov al,	LIST[bp]	;al<-8 bits stored at SS:(BP+LIST)	
mov bx,	LIST[bx]	;bx<-16 bits stored at DS:(BX+LIST)	
mov al,	LIST[bp+2]	;al<-8 bits stored at SS:(BP+2+LIST)	
mov ax,	LIST[bx-12h]	;ax<-16 bits stored at DS:(BX-	
18+LIST)			



mov al	, [si]	;al<-8 bits stored at DS:SI	
mov ah	, [di]	;ah<-8 bits stored at DS:DI	
mov ax	, [si]	;ax<-16 bits stored at DS:SI	
mov ea:	ĸ, [di]	;eax<-32 bits stored at DS:DI	
mov ax	, es:[di]	;ax<-16 bits stored at ES:DI	Indexed
mov al	, [si+2]	;al<-8 bits stored at DS:(SI+2)	
mov ax	, [di-4]	;ax<-16 bits stored at DS:(DI-4)	
mov al	, LIST[si]	;al<-8 bits stored at DS:(SI+LIST)	
mov bx	, LIST[di]	;bx<-16 bits stored at DS:(DI+LIST)	
mov al	, LIST[si+2]	;al<-8 bits stored at DS:(SI+2+LIST)	
mov ax	, LIST[di-12h];ax<-16 bits stored at DS:(DI-18+LIST)
mov al		;al<-8 bits from SS:(BP+DI)	
mov ah		;ah<-8 bits from DS:(BP+SI)	Based
mov ax	, [bx+si]	;ax<-16 bits from DS:(BX+SI)	Indexed
		;eax<-32 bits from ES:(BX+DI)	indexed
mov al		;al<-8 bits from SS:(BP+DI+LIST)	
mov ax		;ax<-16 bits from DS:(BX+SI+LIST)	
mov al		<pre>10h] ;al<-8 bits from SS:(BP+DI-16+</pre>	
mov ax	, LIST[bx+si+	<pre>lAFH] ;ax<-16 bits from DS:(BX+SI+4)</pre>	31+LIST)



String Addressing

- Implicit Register Use
 -SI Used for Source EA
 -DI Used for Destination EA
- SI, DI point to First (or Last) Byte in Strings
- Useful for Repeated String Operations
 -Another Type of Prefix

Special Subset of String Instructions

movs (movsb, movsw) cmps (cmpsb, cmpsw) scas (scasb, scasw) lods (lodsb, lodsw) stos (stosb, stosw) ;move a string ;compare two strings ;scan (search) string ;load a string ;store a string

	String Addressing
movsb	;ES:DI gets the byte pointed to by DS:SI
mov rep movsb	<pre>cx, 10 ;cx gets value 10 decimal (byte counter) ;ES:DI gets the byte pointed to by DS:SI ;DI gets DI+1 (or DI-1 depending on DF) ;SI gets SI+1 (or SI-1 depending on DF) ;CX gets CX-1 ;if CX is not 0, do another movsb</pre>
cld std	;DF gets 0 (clear or reset), means increment ;DF gets 1 (set), means decrement
	REPEAT PREFIXES
rep	;Repeat (uses CX as counter)
repe	;Repeat while equal (checks for ZF=1)
repz	;Same as repe, just different mnemonic
repne	Repeat while not equal (checks for ZF=0)
repnz	;Same as repne
NOTE: The	ese are "repeat whiles" NOT "repeat untils"



I/O Port Addressing

- x86 Family has 65,536 I/O Ports
- Each Port has Address (like Memory) – Referred to as "I/O Memory Space"
- I/O Port is 1 byte or 2 bytes
 with 386+ also 4 bytes
- Two Addressing Modes

 Immediate Port Address

 Can only be 1 byte
 Can only Address Ports 00h through ffh

 Port Address Present in DX
- Can Address all Ports 0000h through ffffhCan only Use DX for Port Addresses
- Can only Use AI,AX,EAX for Port Data



