# Processor Architecture Components

- Registers : used for storing data values and addresses
- Execution units: perform computations (arithmetic, logic) on data
  - ALU: Arithmetic Logic Unit
- Control: logic for fetching, executing instructions
- Memory: stores instruction and data
- Input/Output: external interface with computer system













# Microcontrollers

Microcontrollers integrate all of the components (control, memory, I/O) of a computer system into one integrated circuit. Microcontrollers are intended to be single chip solutions for systems requiring low to moderate processing power.



# Intel x86 Processors

• In this course will study the Intel x86 general purpose microprocessor family

- Instruction set architecture
- Assembly language programming
- Hardware features of different x86 implementations
- Other features of microprocessor systems

## ISA vs Implementation

- Instruction Set Architecture (ISA) : the definition of the registers and instructions that define the programmer's view of a processor (is a text document)
- Can have different implementations of the same ISA!
  - Intel and AMD processors both execute the x86 ISA, but internally are very different!!
  - Intel has several different implementations of the x86 ISA!
- New versions of an ISA extend the previous version by adding instructions, registers but never invalidate the old ISA!!!!!!

#### Intel x86 Microprocessors

CPU Name Year Intro. Int. CPU Clock # Trans. Data Pins Addr Pins

8086         1978         5-10 MHz         29000         16         20           80286         1982         6-16 MHz         130000         16         24           80386         1985         16-33 MHz         275000         32         32           80486         1989         25-50 MHz         1.2M         32         32           Pentium         1994         60-200 MHz         3.1M         64         32           Pentium Pro         1995         150-200 MHz         5.5M         64         32           Pentium III         1997         133-266 MHz         7.5M         64         32           Pentium III         1998         235-500 MHz         7.5M         64         32           Celeron         1998         265-500 MHz         7.5M         64         32	8080	1974	2-3 MHz	4500	8	16	
80386         1985         16-33 MHz         27500         32         32           80486         1989         25-50 MHz         1.2M         32         32           Pentium         1994         60-200 MHz         3.1M         64         32           Pentium Pro         1995         150-200 MHz         5.5M         64         36           Pentium MMX         1997         133-266 MHz         5.6M         64         32           Pentium II         1998         235-600 MHz         7.5M         64         32	8086	1978	5-10 MHz	29000	16	20	
80486         1989         25-50 MHz         1.2M         32         32           Pentium         1994         60-200 MHz         3.1M         64         32           Pentium Pro         1995         150-200 MHz         5.5M         64         36           Pentium MMX         1997         133-266 MHz         64         32           Pentium II         1998         235-500 MHz         64         32	80286	1982	6-16 MHz	130000	16	24	
Pentium         1994         60-200 MHz         3.1M         64         32           Pentium Pro         1995         150-200 MHz         5.5M         64         36           Pentium MMX         1997         133-266 MHz         64         32           Pentium 1098         233-560 MHz         7.5M         64         32	80386	1985	16-33 MHz	275000	32	32	
Pentium Pro         1995         150-200 MHz         5.5M         64         36           Pentium MMX         1997         133-266 MHz         64         32         9           Pentium II         1998         233-500 MHz         7.5M         64         4         100	80486	1989	25-50 MHz	1.2M	32	32	
Pentium MMX         1997         133-266 MHz         64         32           Pentium II         1998         233-500 MHz         7.5M         64	Pentium	1994	60-200 MHz	3.1M	64	32	
Pentium II 1998 233-500 MHz 7.5M 64	Pentium Pro	1995	150-200 MHz	5.5M	64	36	
	Pentium MMX	1997	133-266 MHz		64	32	
Celeron 1998 266-500 MHz 7.5M 64	Pentium II	1998	233-500 MHz	7.5M	64		
	Celeron	1998	266-500 MHz	7.5M	64		
Pentium III 1999 450-600 MHz 64	Pentium III	1999	450-600 MHz		64		

#### Intel x86 Microprocessors

8086 - 20 bit Addr. Bus - 1MB of Memory 80286 - 24 Addr. Bus - Added Prot. Mode 80386 - 32 bit regs/busses - Virtual 86 Mode 80486 - RISC Core - L1 Cache - FPU Pentium - Superscalar - Dual Pipeline - Split L1 Cache Pentium Pro - L2 Cache - Br. Pred. - Spec. Exec. Pentium MMX - 57 Instructions - Integrated DSP (MMX) Pentium II - 100 MHz Bus - L2 Cache - MMX Celeron - 66 MHz Bus - True L2 Cache Integration Pentium III - 100 MHz Bus - 70 Instr. Streaming SIMD Ext.







### **Status Flags**

#### Indicate Current Processor Status

Arithmetic Carry

- CF Carry Flag
  - Overflow Flag Arithmetic Overflow
- ZF Zero Flag
- SF Sign Flag
- PF Parity Flag

OF

- Negative Result; Non-Equal Compare Even Number of "1" bits
- AF Auxiliary Carry
- Used with BCD Arithmetic

Zero Result; Equal Compare







AX, BX, CX, DX General Purpose Registers - Some Specialized Uses							
Accumulator Base Counter Data	AH AH CH DH	7 0 AL BL CL DL					
<ul> <li>AX, Accumulator <ul> <li>Main Register for Performing Arithmetic</li> <li>mult/div must use AH, AL</li> <li>"accumulator" Means Register with Simple ALU</li> </ul> </li> <li>BX, Base <ul> <li>Point to Translation Table in Memory</li> <li>Holds Memory Offsets; Function Calls</li> </ul> </li> <li>CX, Counter <ul> <li>Index Counter for Loop Control</li> </ul> </li> <li>DX, Data <ul> <li>After Integer Division Execution - Holds Remainder</li> </ul> </li> </ul>							

#### CS, DS, ES, SS - Segment Registers Contains "Base Value" for Memory Address

- CS, Code Segment
  - Used to "point" to Instructions
  - Determines a Memory Address (along with IP)
  - Segmented Address written as CS:IP
- DS, Data Segment
  - Used to "point" to Data
  - Determines Memory Address (along with other registers)
  - ES, Extra Segment allows 2 Data Address Registers
- SS, Stack Segment
  - Used to "point" to Data in Stack Structure (LIFO)
  - Used with SP or BP
    SS:SP or SP:BP are valid Segment Addresses

## IP, SP, BP, SI, DI - Offset Registers

- Contains "Index Value" for Memory Address
- IP, Instruction Pointer
  - Used to "point" to Instructions
  - Determines a Memory Address (along with CS)
  - Segmented Address written as CS:IP
- SI, Source Index; DI, Destination Index
  - Used to "point" to Data
  - Determines Memory Address (along with other registers)
  - DS, ES commonly used
- SP, Stack Pointer; BP, Base Pointer
   Used to "point" to Data in Stack Structure (LIFO)
  - Used with SP or BP
  - SS:SP or SP:BP are valid Segment Addresses

These can also be used as General Registers !!!!!!



