

# DOUBLE DATA RATE (DDR) SDRAM

MT46V16M4 - 4 Meg x 4 x 4 banks

MT46V8M8 - 2 Meg x 8 x 4 banks

MT46V4M16 - 1 Meg x 16 x 4 banks

For the latest data sheet revisions, please refer to the Micron

 Web site: [www.micron.com/mti/msp/html/datasheet.html](http://www.micron.com/mti/msp/html/datasheet.html)

## FEATURES

- $V_{DD} = +2.5V \pm 0.2V$ ,  $V_{DDQ} = +2.5V \pm 0.2V$
- Bidirectional data strobe (DQS) transmitted/received with data, i.e., source-synchronous data capture (x16 has two – one per byte)
- Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle
- Reduced output drive option on x16
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; center-aligned with data for WRITEs
- DLL to align DQ and DQS transitions with CK
- Four internal banks for concurrent operation
- Data mask (DM) for masking write data (x16 has two – one per byte)
- Programmable burst lengths: 2, 4 or 8
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- Longer lead TSOP for improved reliability (OCPL)
- 2.5V I/O (SSTL\_2 compatible)

## OPTIONS

- Configuration
 

16 Meg x 4 (4 Meg x 4 x 4 banks)	16M4
8 Meg x 8 (2 Meg x 8 x 4 banks)	8M8
4 Meg x 16 (1 Meg x 16 x 4 banks)	4M16
- Plastic Package - OCPL
 

66-pin TSOP	TG
(400 mil width, 0.65mm pin pitch)	
- Timing - Cycle Time
 

7.5ns @ CL = 2 (PC266A) <sup>1</sup>	-7
7.5ns @ CL = 2.5 (PC266B) <sup>2</sup>	-75
10ns @ CL = 2 (PC200) <sup>3</sup>	-8
- Self Refresh
 

Standard	none
Low Power	L

## MARKING

NOTE: 1. Supports PC2100 modules, exceeds JEDEC 266A  
 2. Supports PC2100 modules  
 3. Supports PC1600 modules

## 64MB DDR SDRAM PART NUMBERS

PART NUMBER	ARCHITECTURE
MT46V16M4TG	16 Meg x 4
MT46V8M8TG	8 Meg x 8
MT46V4M16TG	4 Meg x 16

## PIN ASSIGNMENT (TOP VIEW)

### 66-PIN TSOP

x4	x8	x16					x16	x8	x4
VDD	VDD	VDD	1	66	VSS	VSS	VSS	VSS	VSS
NC	DQ0	DQ0	2	65	DQ15	DQ7	NC	NC	NC
VDDQ	VDDQ	VDDQ	3	64	VSSQ	VSSQ	VSSQ	VSSQ	VSSQ
NC	NC	DQ1	4	63	DQ14	NC	NC	NC	NC
DQ0	DQ1	DQ2	5	62	DQ13	DQ6	DQ3	DQ3	DQ3
VSSQ	VSSQ	VSSQ	6	61	VDDQ	VDDQ	VDDQ	VDDQ	VDDQ
NC	NC	DQ3	7	60	DQ12	NC	NC	NC	NC
NC	DQ2	DQ4	8	59	DQ11	DQ5	NC	NC	NC
VDDQ	VDDQ	VDDQ	9	58	VSSQ	VSSQ	VSSQ	VSSQ	VSSQ
NC	NC	DQ5	10	57	DQ10	NC	NC	NC	NC
DQ1	DQ3	DQ6	11	56	DQ9	DQ4	DQ2	DQ2	DQ2
VSSQ	VSSQ	VSSQ	12	55	VDDQ	VDDQ	VDDQ	VDDQ	VDDQ
NC	NC	DQ7	13	54	DQ8	NC	NC	NC	NC
NC	NC	NC	14	53	NC	NC	NC	NC	NC
VDDQ	VDDQ	VDDQ	15	52	VSSQ	VSSQ	VSSQ	VSSQ	VSSQ
NC	NC	LDQS	16	51	UDQS	DQS	DQS	DQS	DQS
NC	NC	NC	17	50	DNU	DNU	DNU	DNU	DNU
VDD	VDD	VDD	18	49	VREF	VREF	VREF	VREF	VREF
NC	NC	NC	19	48	VSS	VSS	VSS	VSS	VSS
NC	NC	LDM	20	47	UDM	DM	DM	DM	DM
WE#	WE#	WE#	21	46	CK#	CK#	CK#	CK#	CK#
CAS#	CAS#	CAS#	22	45	CK	CK	CK	CK	CK
RAS#	RAS#	RAS#	23	44	CKE	CKE	CKE	CKE	CKE
CS#	CS#	CS#	24	43	NC	NC	NC	NC	NC
NC	NC	NC	25	42	NC	NC	NC	NC	NC
BA0	BA0	BA0	26	41	A11	A11	A11	A11	A11
BA1	BA1	BA1	27	40	A9	A9	A9	A9	A9
A10/AP	A10/AP	A10/AP	28	39	A8	A8	A8	A8	A8
A0	A0	A0	29	38	A7	A7	A7	A7	A7
A1	A1	A1	30	37	A6	A6	A6	A6	A6
A2	A2	A2	31	36	A5	A5	A5	A5	A5
A3	A3	A3	32	35	A4	A4	A4	A4	A4
VDD	VDD	VDD	33	34	VSS	VSS	VSS	VSS	VSS

	16 Meg x 4	8 Meg x 8	4 Meg x 16
Configuration	4 Meg x 4 x 4 banks	2 Meg x 8 x 4 banks	1 Meg x 16 x 4 banks
Refresh Count	4K	4K	4K
Row Addressing	4K (A0-A11)	4K (A0-A11)	4K (A0-A11)
Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)
Column Addressing	1K (A0-A9)	512 (A0-A8)	256 (A0-A7)

## KEY TIMING PARAMETERS

SPEED GRADE	CLOCK RATE		DATA-OUT WINDOW*	ACCESS WINDOW	DQS-DQ SKEW
	CL = 2**	CL = 2.5**			
-7	133 MHz	143 MHz	2.5ns	±0.75ns	+0.5ns
-75	100 MHz	133 MHz	2.5ns	±0.75ns	+0.5ns
-8	100 MHz	125 MHz	3.4ns	±0.8ns	+0.6ns

\*Minimum clock rate @ CL = 2 (-7, -8) and CL = 2.5 (-75)

\*\*CL = CAS (Read) Latency

## GENERAL DESCRIPTION

The 64Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM.

The 64Mb DDR SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a  $2n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 64Mb DDR SDRAM effectively consists of a single  $2n$ -bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding  $n$ -bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs. The x16 offering has two data strobes, one for the lower byte and one for the upper byte.

The 64Mb DDR SDRAM operates from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration

of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable READ or WRITE burst lengths of 2, 4 or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDR SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.


An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible.

- NOTE:**
1. The functionality and the timing specifications discussed in this data sheet are for the DLL-enabled mode of operation.
  2. Throughout the datasheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise. Additionally, the x16 is divided in to two bytes - the lower byte and upper byte. For the lower byte (DQ0 through DQ7) DM refers to LDM and DQS refers to LDQS; and for the upper byte (DQ8 through DQ15) DM refers to UDM and DQS refers to UDQS.

## TABLE OF CONTENTS


Functional Block Diagram - 16 Meg x 4 .....	4	Random Writes .....	30
Functional Block Diagram - 8 Meg x 8 .....	5	Write to Read - Uninterrupting .....	31
Functional Block Diagram - 4 Meg x 16 .....	6	Write to Read - Interrupting .....	32
Pin Descriptions .....	7	Write to Read - Odd, Interrupting .....	33
<b>Functional Description</b> .....	9	Write to Precharge - Uninterrupting .....	34
Initialization .....	9	Write to Precharge - Interrupting .....	35
Register Definition .....	9	Write to Precharge - Odd, Interrupting .....	36
Mode Register .....	9	Precharge .....	37
Burst Length .....	9	Power-Down .....	37
Burst Type .....	10	Truth Table 2 (CKE) .....	38
Read Latency .....	11	Truth Table 3 (Current State, Same Bank) .....	39
Operating Mode .....	11	Truth Table 4 (Current State, Different Bank) .....	41
Extended Mode Register .....	12	<b>Operating Conditions</b> .....	
DLL Enable/Disable .....	12	Absolute Maximum Ratings .....	43
<b>Commands</b> .....	13	DC Electrical and Operating Conditions .....	43
Truth Table 1 (Commands) .....	13	AC Input Operating Conditions .....	43
Truth Table 1 (DM Operation) .....	13	Capacitance - x4, x8 .....	44
Deselect .....	14	IDD Specifications and Conditions - x4, x8 .....	44
No Operation (NOP) .....	14	Capacitance - x16 .....	45
Load Mode Register .....	14	IDD Specifications and Conditions - x16 .....	45
Active .....	14	AC Electrical Characteristics (Timing Table) .....	46
Read .....	14	Data Valid Window Derating .....	48
Write .....	14	<b>Voltage and Timing Waveforms</b> .....	
Precharge .....	14	Nominal Output Drive Curves .....	49
Auto Precharge .....	14	Reduced Output Drive Curves (x16 only) .....	50
Burst Terminate .....	14	Output Timing - $t_{DQSQ}$ and $t_{QH}$ - x4, x8 .....	53
Auto Refresh .....	15	Output Timing - $t_{DQSQ}$ and $t_{QH}$ - x16 .....	54
Self Refresh .....	15	Output Timing - $t_{AC}$ and $t_{DQSCK}$ .....	55
<b>Operation</b> .....	16	Input Timing .....	55
Bank/Row Activation .....	16	Input Voltage .....	56
Reads .....	17	Initialize and Load Mode Registers .....	57
Read Burst .....	18	Power-Down Mode .....	58
Consecutive Read Bursts .....	19	Auto Refresh Mode .....	59
Nonconsecutive Read Bursts .....	20	Self Refresh Mode .....	60
Random Read Accesses .....	21	Reads .....	
Terminating a Read Burst .....	23	Bank Read - Without Auto Precharge .....	61
Read to Write .....	24	Bank Read - With Auto Precharge .....	62
Read to Precharge .....	25	Writes .....	
Writes .....	26	Bank Write - Without Auto Precharge .....	63
Write Burst .....	27	Bank Write - With Auto Precharge .....	64
Write to Write .....	28	Write - DM Operation .....	65
Consecutive Write to Write .....	29	66-pin TSOP dimensions .....	66

**FUNCTIONAL BLOCK DIAGRAM**  
**16 Meg x 4**




# FUNCTIONAL BLOCK DIAGRAM

## 8 Meg x 8



# FUNCTIONAL BLOCK DIAGRAM

## 4 Meg x 16



## PIN DESCRIPTIONS

TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
45, 46	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS) is referenced to the crossings of CK and CK#.
44	CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after V <sub>DD</sub> is applied.
24	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
23, 22, 21	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS# and WE# (along with CS#) define the command being entered.
47 20, 47	DM LDM, UDM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins. For the x16, LDM is DM for DQ0-DQ7 and UDM is DM for DQ8-DQ15. Pin 20 is a NC on x4 and x8
26, 27	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.
29-32, 35-40, 28, 41	A0-A11	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0, BA1) or all banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65	DQ0-15	I/O	Data Input/Output: Data bus for x16 (4, 7, 10, 13, 54, 57, 60 and 63 are NC for x8), (2, 4, 7, 8, 10, 13, 54, 57, 59, 60, 63, 65 for x4).
2, 5, 8, 11, 56, 59, 62, 65	DQ0-7	I/O	Data Input/Output: Data bus for x8 (2, 8, 59 and 65 are NC for x4).
5, 11, 56, 62	DQ0-3	I/O	Data Input/Output: Data bus for x4.

(continued on next page)

**PIN DESCRIPTIONS (continued)**

TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
51 16, 51	DQS LDQS, UDQS	I/O	Data Strobe: Output with read data, input with write data. DQS is edge-aligned with read data, centered in write data. It is used to capture data. For the x16, LDQS is DQS for DQ0-DQ7 and UDQS is DQS for DQ8-DQ15. Pin 16 is NC on x4 and x8.
14, 17, 19, 25, 42, 43, 53	NC	–	No Connect: These pins should be left unconnected.
50	DNU	–	Do Not Use: Must float to minimize noise.
3, 9, 15, 55, 61	V <sub>DDQ</sub>	Supply	DQ Power Supply: +2.5V ±0.2V. Isolated on the die for improved noise immunity.
6, 12, 52, 58, 64	V <sub>SSQ</sub>	Supply	DQ Ground. Isolated on the die for improved noise immunity.
1, 18, 33	V <sub>DD</sub>	Supply	Power Supply: +2.5V ±0.2V.
34, 48, 66	V <sub>SS</sub>	Supply	Ground.
49	V <sub>REF</sub>	Supply	SSTL_2 reference voltage.

**RESERVED NC PINS<sup>1</sup>**

TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
42	A12	I	Address input for 256Mb and 512Mb devices.
19	QFC#	O	FET Control: Optional at 128Mb and up. Used to control isolation switches on modules. Open drain output.

**NOTE:** 1. NC pins not listed may also be reserved for other uses now or in the future. This table simply defines specific NC pins deemed to be of importance.



## FUNCTIONAL DESCRIPTION

The 64Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. The 64Mb DDR SDRAM is internally configured as a quad-bank DRAM.

The 64Mb DDR SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a  $2n$ -prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 64Mb DDR SDRAM consists of a single  $2n$ -bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding  $n$ -bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

## Initialization

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to  $V_{DD}$  and  $V_{DDQ}$  simultaneously, and then to  $V_{REF}$  (and to the system  $V_{TT}$ ).  $V_{TT}$  must be applied after  $V_{DDQ}$  to avoid device latch-up, which may cause permanent damage to the device.  $V_{REF}$  can be applied any time after  $V_{DDQ}$  but is expected to be nominally coincident with  $V_{TT}$ . Except for CKE, inputs are not recognized as valid until after  $V_{REF}$  is applied. CKE is an SSTL\_2 input but will detect an LVCMOS LOW level after  $V_{DD}$  is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to ensure that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200 $\mu$ s delay prior to applying an executable command.

Once the 200 $\mu$ s delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be

brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a LOAD MODE REGISTER command should be issued for the extended mode register (BA1 LOW and BA0 HIGH) to enable the DLL, followed by another LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL and to program the operating parameters. Two-hundred clock cycles are required between the DLL reset and any READ command. A PRECHARGE ALL command should then be applied, placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed ( $t_{RFC}$  must be satisfied.) Additionally, a LOAD MODE REGISTER command for the mode register with the reset DLL bit deactivated (i.e., to program operating parameters without resetting the DLL) is recommended by JEDEC specification but is not required by the Micron device. Following these requirements, the DDR SDRAM is ready for normal operation.

## REGISTER DEFINITION

### MODE REGISTER

The mode register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 1. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A11 specify the operating mode.

### Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.


When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A<sub>i</sub> when the burst length is set to two, by A2-A<sub>i</sub> when the burst length is set to four and by A3-A<sub>i</sub> when the burst length is set to eight (where A<sub>i</sub> is the most significant column address bit for a given configura-

tion). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

### Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 1.



**Table 1  
Burst Definition**

Burst Length	Starting Column Address	Order of Accesses Within a Burst	
		Type = Sequential	Type = Interleaved
2	A0		
	0	0-1	0-1
	1	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

- NOTE:**
1. For a burst length of two, A1-A<sub>i</sub> select the two-data-element block; A0 selects the first access within the block.
  2. For a burst length of four, A2-A<sub>i</sub> select the four-data-element block; A0-A1 select the first access within the block.
  3. For a burst length of eight, A3-A<sub>i</sub> select the eight-data-element block; A0-A2 select the first access within the block.
  4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

**Figure 1  
Mode Register Definition**

## Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in Figure 2.

If a READ command is registered at clock edge  $n$ , and the latency is  $m$  clocks, the data will be available nominally coincident with clock edge  $n + m$ . Table 2 indicates the operating frequencies at which each CAS latency setting can be used.

CAS latency of 1.5 is under evaluation and might be supported by future versions. Reserved states should not be used as unknown operation or incompatibility with future versions may result.


**Table 2  
CAS Latency**

	ALLOWABLE OPERATING FREQUENCY (MHz)	
SPEED	CL = 2	CL = 2.5
-7	≤ 133	≤ 143
-75	≤ 100	≤ 133
-8	≤ 100	≤ 125

## Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7-A11 each set to zero, and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9-A11 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7-A11 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.



**Figure 2  
CAS Latency**

## EXTENDED MODE REGISTER

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable. These functions are controlled via the bits shown in Figure 3. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. Although not required by the Micron device, the enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL.


The extended mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation. Although not required by Micron, JEDEC recommends a LOAD MODE REGISTER command be issued to the mode register (BA0/BA1 both LOW) to reset the DLL.

## Output Drive Strength

The normal drive strength for all outputs are specified to be SSTL2, Class II. The x16 supports an option for reduced drive. This option is intended for the support of the lighter load and/or point-to-point environments. The selection of the reduced drive strength will alter the DQs and DQSs from SSTL2, Class II drive strength to a reduced drive strength, which is approximately 54 percent of the SSTL2, Class II drive strength.

## DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.



- NOTE:**
1. E13 and E12 (BA0 and BA1) must be "1, 0" to select the Extended Mode Register (vs. the base Mode Register).
  2. The reduced drive strength option is not supported on the x4 and x8 versions.

**Figure 3**  
**Extended Mode Register Definition**

## Commands

Truth Table 1 provides a quick reference of available commands. This is followed by a verbal description of each command. Two additional Truth Tables appear

following the Operation section; these tables provide current state/next state information.

## TRUTH TABLE 1 – COMMANDS

(Notes: 1)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	H	X	X	X	X	9
NO OPERATION (NOP)	L	H	H	H	X	9
ACTIVE (Select bank and activate row)	L	L	H	H	Bank/Row	3
READ (Select bank and column, and start READ burst)	L	H	L	H	Bank/Col	4
WRITE (Select bank and column, and start WRITE burst)	L	H	L	L	Bank/Col	4
BURST TERMINATE	L	H	H	L	X	8
PRECHARGE (Deactivate row in bank or banks)	L	L	H	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	H	X	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	2

## TRUTH TABLE 1A – DM OPERATION

NAME (FUNCTION)	DM	DQs	NOTES
Write Enable	L	Valid	10
Write Inhibit	H	X	10

- NOTE:**
1. CKE is HIGH for all commands shown except SELF REFRESH.
  2. BA0-BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0-A11 provide the op-code to be written to the selected mode register.
  3. BA0-BA1 provide bank address and A0-A11 provide row address.
  4. BA0-BA1 provide bank address; A0-Ai provide column address (where  $i = 7$  for x16, 8 for x8, and 9 for x4); A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
  5. A10 LOW: BA0-BA1 determine which bank is precharged.  
A10 HIGH: all banks are precharged and BA0-BA1 are "Don't Care."
  6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
  7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
  8. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
  9. Deselect and NOP are functionally interchangeable.
  10. Used to mask write data; provided coincident with the corresponding data.



## DESELECT

The Deselect function (CS# HIGH) prevents new commands from being executed by the DDR SDRAM. The DDR SDRAM is effectively deselected. Operations already in progress are not affected.

## NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to instruct the selected DDR SDRAM to perform a NOP (CS# LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

## LOAD MODE REGISTER

The mode registers are loaded via inputs A0-A11. See mode register descriptions in the Register Definition section. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until  $t_{MRD}$  is met.

## ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A11 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

## READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A<sub>i</sub> (where  $i = 7$  for x16, 8 for x8, or 9 for x4) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

## WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A<sub>i</sub> (where  $i = 7$  for x16, 8 for x8, or 9 for x4) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for

subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

## PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

## AUTO PRECHARGE

Auto precharge is a feature which performs the same individual-bank precharge function described above, but without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. This "earliest valid stage" is determined as if an explicit PRECHARGE command was issued at the earliest possible time, without violating  $t_{RAS_{min}}$ , as described for each burst type in the Operation section of this data sheet. The user must not issue another command to the same bank until the precharge time ( $t_{RP}$ ) is completed.

## BURST TERMINATE

The BURST TERMINATE command is used to truncate READ bursts (with auto precharge disabled). The most recently registered READ command prior to the BURST TERMINATE command will be truncated, as shown in the Operation section of this data sheet.

### AUTO REFRESH

AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) REFRESH in FPM/EDO DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required.

The addressing is generated by the internal refresh controller. This makes the address bits a “Don’t Care” during an AUTO REFRESH command. The 64Mb DDR SDRAM requires AUTO REFRESH cycles at an average interval of 15.625 $\mu$ s (maximum).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM, meaning that the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is  $9 \times 15.6\mu\text{s}$  (140.6 $\mu$ s). This maximum absolute interval is to allow future support for DLL updates internal to the DDR SDRAM to be restricted to AUTO REFRESH cycles, without allowing excessive drift in  $t_{AC}$  between updates.

### SELF REFRESH

The SELF REFRESH command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled upon exiting SELF REFRESH (200 clock cycles must then occur before a READ command can be issued). Input signals except CKE are “Don’t Care” during SELF REFRESH.

The procedure for exiting self refresh requires a sequence of commands. First, CK must be stable prior to CKE going back HIGH. Once CKE is HIGH, the DDR SDRAM must have NOP commands issued for  $t_{XSNR}$  because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.

## Operations


### BANK/ROW ACTIVATION

Before any READ or WRITE commands can be issued to a bank within the DDR SDRAM, a row in that bank must be “opened.” This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated, as shown in Figure 4.


After a row is opened with an ACTIVE command, a READ or WRITE command may be issued to that row, subject to the  $t_{\text{RCD}}$  specification.  $t_{\text{RCD}}$  (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a  $t_{\text{RCD}}$  specification of 20ns with a 133 MHz clock (7.5ns period) results in 2.7 clocks rounded to 3. This is reflected in Figure 5, which covers any case where  $2 < t_{\text{RCD}} (\text{MIN}) / t_{\text{CK}} \leq 3$ . (Figure 5 also shows the same case for  $t_{\text{RRD}}$ ; the same procedure is used to convert other specification limits from time units to clock cycles).

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been “closed” (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by  $t_{\text{RC}}$ .

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by  $t_{\text{RRD}}$ .



**Figure 4**  
**Activating a Specific Row in**  
**a Specific Bank**



**Figure 5**  
**Example: Meeting  $t_{\text{RCD}}$  ( $t_{\text{RRD}}$ ) MIN When  $2 < t_{\text{RCD}}$  ( $t_{\text{RRD}}$ ) MIN /  $t_{\text{CK}} \leq 3$**



## READs


READ bursts are initiated with a READ command, as shown in Figure 6.

The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.


During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (i.e., at the next crossing of CK and CK#). Figure 7 shows general timing for each possible CAS latency setting. DQS is driven by the DDR SDRAM along with output data. The initial LOW state on DQS is known as the read preamble; the LOW state coincident with the last data-out element is known as the read postamble.

Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A detailed explanation of <sup>t</sup>DQSQ (valid data-out skew), <sup>t</sup>QH (data-out window hold), the valid data window are depicted in Figure 27. A detailed explanation of <sup>t</sup>DQSK (DQS transition skew to CK) and <sup>t</sup>AC (data-out transition skew to CK) is depicted in Figure 28.

Data from any READ burst may be concatenated with or truncated with data from a subsequent READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new READ command should be issued  $x$  cycles after the first READ command, where  $x$  equals the number of desired data element pairs (pairs are required by the  $2n$ -prefetch architecture). This is shown in Figure 8. A READ command can be initiated on any clock cycle following a previous READ command. Nonconsecutive read data is shown for illustration in Figure 9. Full-speed random read accesses within a page (or pages) can be performed as shown in Figure 10.




**Figure 6**  
**READ Command**




- NOTE:**
1. DO  $n$  = data-out from column  $n$ .
  2. Burst length = 4.
  3. Three subsequent elements of data-out appear in the programmed order following DO  $n$ .
  4. Shown with nominal  $t_{AC}$ ,  $t_{DQSCK}$  and  $t_{DQSQ}$ .

**Figure 7**  
**READ Burst**




- NOTE:** 1. DO *n* (or *b*) = data-out from column *n* (or column *b*).  
2. Burst length = 4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first).  
3. Three subsequent elements of data-out appear in the programmed order following DO *n*.  
4. Three (or seven) subsequent elements of data-out appear in the programmed order following DO *b*.  
5. Shown with nominal  $t_{AC}$ ,  $t_{DQSCK}$  and  $t_{DQSQ}$ .  
6. Example applies only when READ commands are issued to same device.

**Figure 8**  
**Consecutive READ Bursts**



- NOTE:** 1. DO *n* (or *b*) = data-out from column *n* (or column *b*).  
 2. Burst length = 4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first).  
 3. Three subsequent elements of data-out appear in the programmed order following DO *n*.  
 4. Three (or seven) subsequent elements of data-out appear in the programmed order following DO *b*.  
 5. Shown with nominal  $t_{AC}$ ,  $t_{DQSCK}$  and  $t_{DQSQ}$ .  
 6. Example applies when READ commands are issued to different devices or nonconsecutive READs.

**Figure 9**  
**Nonconsecutive READ Bursts**



- NOTE:** 1. DO *n* (or *x* or *b* or *g*) = data-out from column *n* (or column *x* or column *b* or column *g*).  
 2. Burst length = 2 or 4 or 8 (if 4 or 8, the following burst interrupts the previous).  
 3. *n'* or *x'* or *b'* or *g'* indicates the next data-out following DO *n* or DO *x* or DO *b* or DO *g*, respectively.  
 4. READs are to an active row in any bank.  
 5. Shown with nominal  $t_{AC}$ ,  $t_{DQSQ}$  and  $t_{DQSQ}$ .


**Figure 10**  
**Random READ Accesses**

**READs (continued)**

Data from any READ burst may be truncated with a BURST TERMINATE command, as shown in Figure 11. The BURST TERMINATE latency is equal to the READ (CAS) latency, i.e., the BURST TERMINATE command should be issued  $x$  cycles after the READ command, where  $x$  equals the number of desired data element pairs (pairs are required by the  $2n$ -prefetch architecture).


Data from any READ burst must be completed or truncated before a subsequent WRITE command can be issued. If truncation is necessary, the BURST TERMINATE command must be used, as shown in Figure 12. The  $t_{DQSS}$  (MIN) case is shown; the  $t_{DQSS}$  (MAX) case has a longer bus idle time. ( $t_{DQSS}$  [MIN] and  $t_{DQSS}$  [MAX] are defined in the section on WRITES.)

A READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank provided that auto precharge was not activated. The PRECHARGE command should be issued  $x$  cycles after the READ command, where  $x$  equals the number of desired data element pairs (pairs are required by the  $2n$ -prefetch architecture). This is shown in Figure 13. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met. Note that part of the row precharge time is hidden during the access of the last data elements.



- NOTE:** 1. DO  $n$  = data-out from column  $n$ .  
 2. Burst length = 4.  
 3. Subsequent element of data-out appears in the programmed order following DO  $n$ .  
 4. Shown with nominal  $t_{AC}$ ,  $t_{DQSCK}$  and  $t_{DQSQ}$ .  
 5. BST = BURST TERMINATE command.


**Figure 11**  
**Terminating a READ Burst**



- NOTE:**
1. DO *n* = data-out from column *n*.
  2. DI *b* = data-in from column *b*.
  3. Burst length = 4 in the cases shown (applies for bursts of 8 as well; if the burst length is 2, the BST command shown can be NOP).
  4. One subsequent element of data-out appears in the programmed order following DO *n*.
  5. Data-in elements are applied following DI *b* in the programmed order.
  6. Shown with nominal t<sub>AC</sub>, t<sub>DQSK</sub> and t<sub>DQSQ</sub>.
  7. BST = BURST TERMINATE command.

**Figure 12**  
**READ to WRITE**





- NOTE:**
1. DO  $n$  = data-out from column  $n$ .
  2. Burst length = 4, or an interrupted burst of 8.
  3. Three subsequent elements of data-out appear in the programmed order following DO  $n$ .
  4. Shown with nominal  $t_{AC}$ ,  $t_{DQSCK}$  and  $t_{DQSQ}$ .
  5. READ to PRECHARGE equals two clocks, which allows two data pairs of data-out.
  6. PRE = PRECHARGE command; ACT = ACTIVE command.

**Figure 13**  
**READ to PRECHARGE**

## WRITES

WRITE bursts are initiated with a WRITE command, as shown in Figure 14.

The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered on the first rising edge of DQS following the WRITE command, and subsequent data elements will be registered on successive edges of DQS. The LOW state on DQS between the WRITE command and the first rising edge is known as the write preamble; the LOW state on DQS following the last data-in element is known as the write postamble.


The time between the WRITE command and the first corresponding rising edge of DQS ( $t^{\text{DQSS}}$ ) is specified with a relatively wide range (from 75 percent to 125 percent of one clock cycle). All of the WRITE diagrams show the nominal case, and where the two extreme cases (i.e.,  $t^{\text{DQSS}}$  [MIN] and  $t^{\text{DQSS}}$  [MAX]) might not be intuitive, they have also been included. Figure 15 shows the nominal case and the extremes of  $t^{\text{DQSS}}$  for a burst of 4. Upon completion of a burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with or truncated with a subsequent WRITE command. In either case, a continuous flow of input data can be maintained. The new WRITE command can be issued on any positive edge of clock following the previous WRITE command. The first data element from the new burst is applied after either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new WRITE command should be issued  $x$  cycles after the first WRITE command, where  $x$  equals the number of desired data element pairs (pairs are required by the  $2n$ -prefetch architecture).

Figure 16 shows concatenated bursts of 4. An example of nonconsecutive WRITES is shown in Figure 17. Full-speed random write accesses within a page or pages can be performed as shown in Figure 18.

Data for any WRITE burst may be followed by a subsequent READ command. To follow a WRITE without truncating the WRITE burst,  $t^{\text{WTR}}$  should be met as shown in Figure 19.


Data for any WRITE burst may be truncated by a subsequent READ command, as shown in Figure 20. Note that only the data-in pairs that are registered prior to the  $t^{\text{WTR}}$  period are written to the internal array, and any subsequent data-in should be masked with DM as shown in Figure 21.



**Figure 14  
 WRITE Command**

Data for any WRITE burst may be followed by a subsequent PRECHARGE command. To follow a WRITE without truncating the WRITE burst,  $t^{\text{WR}}$  should be met as shown in Figure 22.


Data for any WRITE burst may be truncated by a subsequent PRECHARGE command, as shown in Figures 23 and 24. Note that only the data-in pairs that are registered prior to the  $t^{\text{WR}}$  period are written to the internal array, and any subsequent data-in should be masked with DM as shown in Figures 23 and 24. After the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t^{\text{RP}}$  is met.



- NOTE:**
1. DI  $b$  = data-in for column  $b$ .
  2. Three subsequent elements of data-in are applied in the programmed order following DI  $b$ .
  3. An uninterrupted burst of 4 is shown.
  4. A10 is LOW with the WRITE command (auto precharge is disabled).


**Figure 15**  
**WRITE Burst**

**Figure 16**  
**Consecutive WRITE to WRITE**



- NOTE:** 1. DI *b*, etc. = data-in for column *b*, etc.  
 2. Three subsequent elements of data-in are applied in the programmed order following DI *b*.  
 3. Three subsequent elements of data-in are applied in the programmed order following DI *n*.  
 4. An uninterrupted burst of 4 is shown.  
 5. Each WRITE command may be to any bank.

**Figure 17**  
**Nonconsecutive WRITE to WRITE**




- NOTE:** 1. DI *b*, etc. = data-in for column *b*, etc.  
 2. *b'*, etc. = the next data-in following DI *b*, etc., according to the programmed burst order.  
 3. Programmed burst length = 2, 4 or 8 in cases shown.  
 4. Each WRITE command may be to any bank.

**Figure 18**  
**Random WRITE Cycles**

6. A10 is LOW with the WRITE command (auto precharge is disabled).

64Mb: x4, x8, x16 DDR SDRAM  
64Mx4x8x16DDR.p65 – Rev. 2/00






- NOTE:**
1. DI *b* = data-in for column *b*.
  2. An interrupted burst of 4 or 8 is shown; two data elements are written.
  3. One subsequent element of data-in is applied in the programmed order following DI *b*.
  4.  $t_{WTR}$  is referenced from the first positive CK edge after the last data-in pair.
  5. A10 is LOW with the WRITE command (auto precharge is disabled).
  6. DQS is required at T2 and T2n (nominal case) to register DM.
  7. If the burst of 8 was used, DM would not be required at T3 -T4n because the READ command would mask the last two data elements.


**Figure 20**  
**WRITE to READ - Interrupting**






- NOTE:**
1. DI *b* = data-in for column *b*.
  2. An interrupted burst of 4 is shown; one data element is written.
  3.  $t_{WTR}$  is referenced from the first positive CK edge after the last desired data-in pair (not the last two data elements).
  4. A10 is LOW with the WRITE command (auto precharge is disabled).
  5. DQS is required at T1n, T2 and T2n (nominal case) to register DM.
  6. If the burst of 8 was used, DM would not be required at T3 -T4n because the READ command would mask the last four data elements.

**Figure 21**  
**WRITE to READ - Odd Number of Data, Interrupting**




- NOTE:**
1. DI *b* = data-in for column *b*.
  2. Three subsequent elements of data-in are applied in the programmed order following DI *b*.
  3. An uninterrupted burst of 4 is shown.
  4.  $t_{WR}$  is referenced from the first positive CK edge after the last data-in pair.
  5. The PRECHARGE and WRITE commands are to the same bank. However, the PRECHARGE and WRITE commands may be to different devices, in which case  $t_{WR}$  is not required and the PRECHARGE command could be applied earlier.
  6. A10 is LOW with the WRITE command (auto precharge is disabled).
  7. PRE = PRECHARGE command.

**Figure 22**  
**WRITE to PRECHARGE - Uninterrupting**



- NOTE:**
1. DI *b* = data-in for column *b*.
  2. Subsequent element of data-in is applied in the programmed order following DI *b*.
  3. An interrupted burst of 4 is shown; two data elements are written.
  4.  $t_{WR}$  is referenced from the first positive CK edge after the last data-in pair.
  5. The PRECHARGE and WRITE commands are to the same bank.
  6. A10 is LOW with the WRITE command (auto precharge is disabled).
  7. DQS is required at T2 and T2n (nominal case) to register DM.
  8. If the burst of 8 was used, DM would be required at T3 and T3n and not at T4 and T4n because the PRECHARGE command would mask the last two data elements.
  9. PRE = PRECHARGE command.

**Figure 23**  
**WRITE to Precharge - Interrupting**




- NOTE:**
1. DI  $b$  = data-in for column  $b$ .
  2. Subsequent element of data-in is applied in the programmed order following DI  $b$ .
  3. An interrupted burst of 4 is shown; two data elements are written.
  4.  $t_{WR}$  is referenced from the first positive CK edge after the last data-in pair.
  5. The PRECHARGE and WRITE commands are to the same bank.
  6. A10 is LOW with the WRITE command (auto precharge is disabled).
  7. DQS is required at T1n, T2 and T2n (nominal case) to register DM.
  8. If the burst of 8 was used, DM would be required at T3 and T3n and not at T4 and T4n because the PRECHARGE command would mask the last two data elements.
  9. PRE = PRECHARGE command.

**Figure 24**  
**WRITE to PRECHARGE – Odd Number of Data, Interrupting**

## PRECHARGE

The PRECHARGE command (Figure 25) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. Input A10 determines



BA = Bank Address (if A10 is LOW; otherwise "Don't Care")

**Figure 25**  
**PRECHARGE Command**

whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.


## POWER-DOWN (CKE NOT ACTIVE)

Unlike SDR SDRAMs, DDR SDRAMs require CKE to be active at all times an access is in progress: from the issuing of a READ or WRITE command until completion of the burst. For READs, a burst completion is defined when the Read Postamble is satisfied; For WRITEs, a burst completion is defined when the Write Postamble is satisfied.

Power-down (Figure 26) is entered when CKE is registered LOW. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK, CK# and CKE. For maximum power savings, the user has the option of disabling the DLL prior to entering power-down. In that case, the DLL must be enabled after exiting power-down, and 200 clock cycles (approximately 2 $\mu$ s) must occur before a READ command can be issued. However, power-down duration is limited by the refresh requirements of the device, so in most applications, the self-refresh mode is preferred over the DLL-disabled power-down mode.

While in power-down, CKE LOW and a stable clock signal must be maintained at the inputs of the DDR SDRAM, while all other input signals are "Don't Care."

The power-down state is synchronously exited when CKE is registered HIGH (in conjunction with a NOP or DESELECT command). A valid executable command may be applied one clock cycle later.



**Figure 26**  
**Power-Down**

**TRUTH TABLE 2 – CKE**

(Notes: 1-4)

CKE <sub>n-1</sub>	CKE <sub>n</sub>	CURRENT STATE	COMMAND <sub>n</sub>	ACTION <sub>n</sub>	NOTES
L	L	Power-Down	X	Maintain Power-Down	
		Self Refresh	X	Maintain Self Refresh	
L	H	Power-Down	DESELECT or NOP	Exit Power-Down	
		Self Refresh	DESELECT or NOP	Exit Self Refresh	5
H	L	All Banks Idle	DESELECT or NOP	Precharge Power-Down Entry	
		Bank(s) Active	DESELECT or NOP	Active Power-Down Entry	
		All Banks Idle	AUTO REFRESH	Self Refresh Entry	
H	H		See Truth Table 3		

- NOTE:**
1. CKE<sub>n</sub> is the logic state of CKE at clock edge *n*; CKE<sub>n-1</sub> was the state of CKE at the previous clock edge.
  2. Current state is the state of the DDR SDRAM immediately prior to clock edge *n*.
  3. COMMAND<sub>n</sub> is the command registered at clock edge *n*, and ACTION<sub>n</sub> is a result of COMMAND<sub>n</sub>.
  4. All states and sequences not shown are illegal or reserved.
  5. DESELECT or NOP commands should be issued on any clock edges occurring during the <sup>t</sup>XSR period. A minimum of 200 clock cycles is needed before applying a READ command for the DLL to lock.

**TRUTH TABLE 3 – CURRENT STATE BANK  $n$  – COMMAND TO BANK  $n$** 

(Notes: 1-6; notes appear below and on next page)

CURRENT STATE	CS#	RAS#	CAS#	WE#	COMMAND/ACTION	NOTES
Any	H	X	X	X	DESELECT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	H	H	ACTIVE (select and activate row)	
	L	L	L	H	AUTO REFRESH	7
	L	L	L	L	LOAD MODE REGISTER	7
Row Active	L	H	L	H	READ (select column and start READ burst)	10
	L	H	L	L	WRITE (select column and start WRITE burst)	10
	L	L	H	L	PRECHARGE (deactivate row in bank or banks)	8
Read (Auto- Precharge Disabled)	L	H	L	H	READ (select column and start new READ burst)	10
	L	H	L	L	WRITE (select column and start WRITE burst)	10, 12
	L	L	H	L	PRECHARGE (truncate READ burst, start PRECHARGE)	8
	L	H	H	L	BURST TERMINATE	9
Write (Auto- Precharge Disabled)	L	H	L	H	READ (select column and start READ burst)	10, 11
	L	H	L	L	WRITE (select column and start new WRITE burst)	10
	L	L	H	L	PRECHARGE (truncate WRITE burst, start PRECHARGE)	8, 11

**NOTE:**

1. This table applies when  $\text{CKE}_{n-1}$  was HIGH and  $\text{CKE}_n$  is HIGH (see Truth Table 2) and after  $t_{\text{XSNR}}$  has been met (if the previous state was self refresh).
2. This table is bank-specific, except where noted (i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state). Exceptions are covered in the notes below.
3. Current state definitions:

Idle: The bank has been precharged, and  $t_{\text{RP}}$  has been met.

Row Active: A row in the bank has been activated, and  $t_{\text{RCD}}$  has been met. No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

Precharging: Starts with registration of a PRECHARGE command and ends when  $t_{\text{RP}}$  is met. Once  $t_{\text{RP}}$  is met, the bank will be in the idle state.

Row Activating: Starts with registration of an ACTIVE command and ends when  $t_{\text{RCD}}$  is met. Once  $t_{\text{RCD}}$  is met, the bank will be in the "row active" state.

Read w/Auto-Precharge Enabled: Starts with registration of a READ command with auto precharge enabled and ends when  $t_{\text{RP}}$  has been met. Once  $t_{\text{RP}}$  is met, the bank will be in the idle state.

Write w/Auto-Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when  $t_{\text{RP}}$  has been met. Once  $t_{\text{RP}}$  is met, the bank will be in the idle state.



**NOTE (continued):**

5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

Refreshing: Starts with registration of an AUTO REFRESH command and ends when  $t_{RC}$  is met.  
 Once  $t_{RC}$  is met, the DDR SDRAM will be in the all banks idle state.

## Accessing Mode

Register: Starts with registration of a LOAD MODE REGISTER command and ends when  $t_{MRD}$  has been met. Once  $t_{MRD}$  is met, the DDR SDRAM will be in the all banks idle state.

Precharging All: Starts with registration of a PRECHARGE ALL command and ends when  $t_{RP}$  is met.  
 Once  $t_{RP}$  is met, all banks will be in the idle state.

6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle, and bursts are not in progress.
8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of bank.
10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
11. Requires appropriate DM masking.
12. A WRITE command may be applied after the completion of the READ burst; otherwise, a BURST TERMINATE must be used to end the READ burst prior to asserting a WRITE command.



**TRUTH TABLE 4 – CURRENT STATE BANK  $n$  – COMMAND TO BANK  $m$** 

(Notes: 1-6; notes appear below and on next page)

CURRENT STATE	CS#	RAS#	CAS#	WE#	COMMAND/ACTION	NOTES
Any	H	X	X	X	DESELECT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	X	X	X	X	Any Command Otherwise Allowed to Bank $m$	
Row Activating, Active, or Precharging	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7
	L	H	L	L	WRITE (select column and start WRITE burst)	7
	L	L	H	L	PRECHARGE	
Read (Auto- Precharge Disabled)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start new READ burst)	7
	L	H	L	L	WRITE (select column and start WRITE burst)	7, 9
	L	L	H	L	PRECHARGE	
Write (Auto- Precharge Disabled)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7, 8
	L	H	L	L	WRITE (select column and start new WRITE burst)	7
	L	L	H	L	PRECHARGE	
Read (With Auto- Precharge)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start new READ burst)	7
	L	H	L	L	WRITE (select column and start WRITE burst)	7, 9
	L	L	H	L	PRECHARGE	
Write (With Auto- Precharge)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7
	L	H	L	L	WRITE (select column and start new WRITE burst)	7
	L	L	H	L	PRECHARGE	

**NOTE:**

1. This table applies when  $\text{CKE}_{n-1}$  was HIGH and  $\text{CKE}_n$  is HIGH (see Truth Table 2) and after  $t_{\text{XSNR}}$  has been met (if the previous state was self refresh).
2. This table describes alternate bank operation, except where noted (i.e., the current state is for bank  $n$  and the commands shown are those allowed to be issued to bank  $m$ , assuming that bank  $m$  is in such a state that the given command is allowable). Exceptions are covered in the notes below.

**NOTE (continued):**

## 3. Current state definitions:

Idle: The bank has been precharged, and  $t_{RP}$  has been met.

Row Active: A row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

Read with Auto  
Precharge Enabled: See following text

Write with Auto  
Precharge Enabled: See following text

- 3.a The read with auto precharge enabled or write with auto precharge enabled states can each be broken into two parts: the access period and the precharge period. For read with auto precharge, the precharge period is defined as if the same burst was executed with auto precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For write with auto precharge, the precharge period begins when  $t_{WR}$  ends, with  $t_{WR}$  measured as if auto precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or  $t_{RP}$ ) begins.

During the precharge period of the read with auto precharge enabled or write with auto precharge enabled states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; during the access period, only ACTIVE and PRECHARGE commands to the other bank may be applied. In either case, all other related limitations apply (e.g., contention between read data and write data must be avoided).

4. AUTO REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
8. Requires appropriate DM masking.
9. A WRITE command may be applied after the completion of the READ burst; otherwise, a BURST TERMINATE must be used to end the READ burst prior to asserting a WRITE command.

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>DD</sub> Supply	
Relative to V <sub>SS</sub> .....	-1V to +3.6V
Voltage on V <sub>DDQ</sub> Supply	
Relative to V <sub>SS</sub> .....	-1V to +3.6V
Voltage on V <sub>REF</sub> and Inputs	
Relative to V <sub>SS</sub> .....	-1V to +3.6V
Voltage on I/O Pins	
Relative to V <sub>SS</sub> .....	-0.5V to V <sub>DDQ</sub> + 0.5V
Operating Temperature, T <sub>A</sub> (ambient) ..	0°C to +70°C
Storage Temperature (plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1-5, 16; notes appear on pages 47-50) (0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>DD</sub> = +2.5V ± 0.2V, V<sub>DDQ</sub> = +2.5V ± 0.2V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>DD</sub>	2.3	2.7	V	
I/O Supply Voltage	V <sub>DDQ</sub>	2.3	2.7	V	
I/O Reference Voltage	V <sub>REF</sub>	0.49 x V <sub>DDQ</sub>	0.51 x V <sub>DDQ</sub>	V	6
I/O Termination Voltage (system)	V <sub>TT</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub> + 0.04	V	7
Input High (Logic 1) Voltage	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.15	V <sub>DD</sub> + 0.3	V	28
Input Low (Logic 0) Voltage	V <sub>IL</sub> (DC)	-0.3	V <sub>REF</sub> - 0.15	V	28
Clock Input Voltage Level; CK and CK#	V <sub>IN</sub>	-0.3	V <sub>DDQ</sub> + 0.3	V	
Clock Input Differential Voltage; CK and CK#	V <sub>ID</sub>	0.36	V <sub>DDQ</sub> + 0.6	V	8
Clock Input Crossing Point Voltage; CK and CK#	V <sub>IX</sub>	1.15	1.35	V	9
INPUT LEAKAGE CURRENT Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> (All other pins not under test = 0V)	I <sub>I</sub>	-2	2	μA	
OUTPUT LEAKAGE CURRENT (DQs are disabled; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DDQ</sub> )	I <sub>OZ</sub>	-5	5	μA	
OUTPUT LEVELS: Nomal - x4, x8, x16 High Current (V <sub>OUT</sub> = V <sub>DDQ</sub> -0.373V, minimum V <sub>REF</sub> , minimum V <sub>TT</sub> )	I <sub>OH</sub>	-16.8	—	mA	37, 39
Low Current (V <sub>OUT</sub> = 0.373V, maximum V <sub>REF</sub> , maximum V <sub>TT</sub> )	I <sub>OL</sub>	16.8	—	mA	
OUTPUT LEVELS: Reduced drive option - x16 only High Current (V <sub>OUT</sub> = V <sub>DDQ</sub> -0.763V, minimum V <sub>REF</sub> , minimum V <sub>TT</sub> )	I <sub>OHR</sub>	-9	—	mA	38, 39
Low Current (V <sub>OUT</sub> = 0.763V, maximum V <sub>REF</sub> , maximum V <sub>TT</sub> )	I <sub>OLR</sub>	9	—	mA	

## AC INPUT OPERATING CONDITIONS

(Notes: 1-5, 14, 16; notes appear on pages 47-50) (0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>DD</sub> = +2.5V ± 0.2V, V<sub>DDQ</sub> = +2.5V ± 0.2V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage; DQ	V <sub>IH</sub> (AC)	V <sub>REF</sub> + 0.310	—	V	14, 28, 40
Input Low (Logic 0) Voltage; DQ	V <sub>IL</sub> (AC)	—	V <sub>REF</sub> - 0.310	V	14, 28, 40
Clock Input Differential Voltage; CK and CK#	V <sub>ID</sub> (AC)	0.7	V <sub>DDQ</sub> + 0.6	V	8
Clock Input Crossing Point Voltage; CK and CK#	V <sub>IX</sub> (AC)	0.5 x V <sub>DDQ</sub> - 0.2	0.5 x V <sub>DDQ</sub> + 0.2	V	9

**CAPACITANCE (x4, x8)**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Delta Input/Output Capacitance: DQs, DQS, DM	DC <sub>IO</sub>	–	0.50	pF	13, 24
Delta Input Capacitance: Command and Address	DC <sub>I1</sub>	–	0.50	pF	13, 29
Delta Input Capacitance: CK, CK#	DC <sub>I2</sub>	–	0.25	pF	13, 29
Input/Output Capacitance: DQs, DQS, DM	C <sub>IO</sub>	4.0	5.0	pF	13
Input Capacitance: Command and Address	C <sub>I1</sub>	2.0	3.0	pF	13
Input Capacitance: CK, CK#	C <sub>I2</sub>	2.0	3.0	pF	13
Input Capacitance: CKE	C <sub>I3</sub>	2.0	3.0	pF	13

**I<sub>DD</sub> SPECIFICATIONS AND CONDITIONS (x4, x8)**(Notes: 1-5, 10, 12, 14; notes appear on pages 47-50) (0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>DDQ</sub> = +2.5V ±0.2V, V<sub>DD</sub> = +2.5V ±0.2V)

		MAX					
PARAMETER/CONDITION		SYMBOL	-7	-75	-8	UNITS	NOTES
OPERATING CURRENT: One bank; Active-Precharge; $t_{RC} = t_{RC\ MIN}^*$ ; $t_{CK} = t_{CK\ MIN}$ ; DQ, DM and DQS inputs changing twice per clock cyle; Address and control inputs changing once per clock cycle;		I <sub>DD0</sub>	90	80	70	mA	22
OPERATING CURRENT: One bank; Active-Read-Precharge; Burst = 2; $t_{RC} = t_{RC\ MIN}$ ; $t_{CK} = t_{CK\ MIN}$ ; I <sub>OUT</sub> = 0mA; Address and control inputs changing once per clock cycle		I <sub>DD1</sub>	115	105	90	mA	22
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; Power-down mode; $t_{CK} = t_{CK\ MIN}$ ; CKE = LOW;		I <sub>DD2P</sub>	5	5	5	mA	32
IDLE STANDBY CURRENT: CS# = HIGH; All banks idle; $t_{CK} = t_{CK\ MIN}$ ; CKE = HIGH; Address and other control inputs changing once per clock cycle		I <sub>DD2N</sub>	50	50	40	mA	
ACTIVE POWER-DOWN STANDBY CURRENT: One bank active; Power-down mode; $t_{CK} = t_{CK\ MIN}$ ; CKE = LOW		I <sub>DD3P</sub>	7	7	7	mA	32
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One bank; Active-Precharge; $t_{RC} = t_{RAS\ MAX}$ ; $t_{CK} = t_{CK\ MIN}$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		I <sub>DD3N</sub>	50	50	40	mA	22
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK\ MIN}$ ; I <sub>OUT</sub> = 0mA		I <sub>DD4R</sub>	130	125	115	mA	
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK\ MIN}$ ; DQ, DM and DQS inputs changing twice per clock cycle		I <sub>DD4W</sub>	115	105	100	mA	
AUTO REFRESH CURRENT	$t_{RC} = t_{RFC\ MIN}$	I <sub>DD5</sub>	140	130	125	mA	22
	$t_{RC} = 15.625\mu s$	I <sub>DD6</sub>	5	5	5	mA	27
SELF REFRESH CURRENT: CKE ≤ 0.2V	Standard	I <sub>DD7</sub>	1	1	2	mA	11
	Low power (L)	I <sub>DD7</sub>	600	600	600	μA	11

**CAPACITANCE (x16)**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Delta Input/Output Capacitance: DQ0-DQ7, LDQS, LDM	DC <sub>IOI</sub>	–	0.50	pF	13, 24
Delta Input/Output Capacitance: DQ8-DQ15, UDQS, UDM	DC <sub>IOU</sub>	–	0.50	pF	13, 24
Delta Input Capacitance: Command and Address	DC <sub>I1</sub>	–	0.50	pF	13, 29
Delta Input Capacitance: CK, CK#	DC <sub>I2</sub>	–	0.25	pF	13, 29
Input/Output Capacitance: DQs, LDQS, UDQS, LDM, UDM	C <sub>IO</sub>	4.0	5.0	pF	13
Input Capacitance: Command and Address	C <sub>I1</sub>	2.0	3.0	pF	13
Input Capacitance: CK, CK#	C <sub>I2</sub>	2.0	3.0	pF	13
Input Capacitance: CKE	C <sub>I3</sub>	2.0	3.0	pF	13

**I<sub>DD</sub> SPECIFICATIONS AND CONDITIONS (x16)**(Notes: 1-5, 10, 12, 14; notes appear on pages 47-50) (0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>DDQ</sub> = +2.5V ±0.2V, V<sub>DD</sub> = +2.5V ±0.2V)

		MAX					
PARAMETER/CONDITION		SYMBOL	-7	-75	-8	UNITS	NOTES
OPERATING CURRENT: One bank; Active-Precharge; $t_{RC} = t_{RC\ MIN}$ ; $t_{CK} = t_{CK\ MIN}$ ; DQ, DM and DQS inputs changing twice per clock cyle; Address and control inputs changing once per clock cycle;		I <sub>DD0</sub>	110	100	90	mA	22
OPERATING CURRENT: One bank; Active-Read-Precharge; Burst = 2; $t_{RC} = t_{RC\ MIN}^*$ ; $t_{CK} = t_{CK\ MIN}$ ; I <sub>OUT</sub> = 0mA; Address and control inputs changing once per clock cycle		I <sub>DD1</sub>	135	125	110	mA	22
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; Power-down mode; $t_{CK} = t_{CK\ MIN}$ ; CKE = LOW;		I <sub>DD2P</sub>	5	5	5	mA	32
IDLE STANDBY CURRENT: CS# = HIGH; All banks idle; $t_{CK} = t_{CK\ MIN}$ ; CKE = HIGH; Address and other control inputs changing once per clock cycle		I <sub>DD2N</sub>	60	60	50	mA	
ACTIVE POWER-DOWN STANDBY CURRENT: One bank active; Power-down mode; $t_{CK} = t_{CK\ MIN}$ ; CKE = LOW		I <sub>DD3P</sub>	7	7	7	mA	32
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One bank; Active-Precharge; $t_{RC} = t_{RAS\ MAX}$ ; $t_{CK} = t_{CK\ MIN}$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		I <sub>DD3N</sub>	60	60	50	mA	22
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK\ MIN}$ ; I <sub>OUT</sub> = 0mA		I <sub>DD4R</sub>	170	165	155	mA	
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK\ MIN}$ ; DQ, DM and DQS inputs changing twice per clock cycle		I <sub>DD4W</sub>	155	145	140	mA	
AUTO REFRESH CURRENT	$t_{RC} = t_{RFC\ MIN}$	I <sub>DD5</sub>	170	160	155	mA	22
	$t_{RC} = 15.625\mu s$	I <sub>DD6</sub>	5	5	5	mA	27
SELF REFRESH CURRENT: CKE ≤ 0.2V	Standard	I <sub>DD7</sub>	1	1	2	mA	11
	Low power (L)	I <sub>DD7</sub>	600	600	600	μA	11


**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Notes: 1-5, 14-17, 33; notes appear on pages 47-50) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DDQ} = +2.5\text{V} \pm 0.2\text{V}$ ,  $V_{DD} = +2.5\text{V} \pm 0.2\text{V}$ )

AC CHARACTERISTICS			-7		-75		-8			
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQs from CK/CK#		$t_{AC}$	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	
CK high-level width		$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$	30
CK low-level width		$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$	30
Clock cycle time	CL = 2.5	$t_{CK}$	7	15	7.5	15	8	15	ns	
	CL = 2	$t_{CK}$	7.5	15	10	15	10	15	ns	
Auto precharge write recovery plus precharge time		$t_{DAL}$	35		35		35		ns	
DQ and DM input hold time relative to DQS		$t_{DH}$	0.5		0.5		0.6		ns	26, 31
DQ and DM input setup time relative to DQS		$t_{DS}$	0.5		0.5		0.6		ns	26, 31
DQ and DM input pulse width (for each input)		$t_{DIPW}$	1.75		1.75		2		ns	31
Access window of DQS from CK/CK#		$t_{DQSK}$	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	
DQS input high pulse width		$t_{DQSH}$	0.35		0.35		0.35		$t_{CK}$	
DQS input low pulse width		$t_{DQSL}$	0.35		0.35		0.35		$t_{CK}$	
DQS-DQ skew, DQS to last DQ valid, per group, per access		$t_{DQSQ}$		0.5		0.5		0.6	ns	25, 26
DQS-DQ skew, first DQS to last DQ valid, per access		$t_{DQSQA}$		0.7		0.7		0.8	ns	36
Write command to first DQS latching transition		$t_{DQSS}$	0.75	1.25	0.75	1.25	0.75	1.25	$t_{CK}$	
DQS falling edge to CK rising - setup time		$t_{DSS}$	0.2		0.2		0.2		$t_{CK}$	
DQS falling edge from CK rising - hold time		$t_{DSH}$	0.2		0.2		0.2		$t_{CK}$	
Half clock period		$t_{HP}$	$t_{CH}, t_{CL}$		$t_{CH}, t_{CL}$		$t_{CH}, t_{CL}$		ns	34
Data-out high-impedance window from CK/CK#		$t_{HZ}$	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	18
Data-out low-impedance window from CK/CK#		$t_{LZ}$	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	18
Address and control input hold time		$t_{IH}$	1		1		1.1		ns	14
Address and control input setup time		$t_{IS}$	1		1		1.1		ns	14
Address and control input pulse width		$t_{IPW}$	2.2		2.2		2.5		ns	
LOAD MODE REGISTER command cycle time		$t_{MRD}$	15		15		16		ns	
DQ-DQS hold, DQS to first DQ to go non-valid, per access		$t_{QH}$	$t_{HP}$ -0.75ns		$t_{HP}$ -0.75ns		$t_{HP}$ -1ns		ns	25, 26 34
ACTIVE to PRECHARGE command		$t_{RAS}$	45	120,000	45	120,000	50	120,000	ns	35
ACTIVE to ACTIVE/AUTO REFRESH command period		$t_{RC}$	60		65		70		ns	
AUTO REFRESH command period		$t_{RFC}$	67		75		80		ns	
REFRESH to REFRESH command interval <sup>1</sup>		$t_{REFC}$		140.6		140.6		140.6	$\mu\text{s}$	23
Average periodic refresh interval		$t_{REFI}$		15.6		15.6		15.6	$\mu\text{s}$	23
ACTIVE to READ or WRITE delay		$t_{RCD}$	15		20		20		ns	
PRECHARGE command period		$t_{RP}$	15		20		20		ns	
DQS Read preamble		$t_{RPRE}$	0.9	1.1	0.9	1.1	0.9	1.1	$t_{CK}$	
DQS Read postamble		$t_{RPST}$	0.4	0.6	0.4	0.6	0.4	0.6	$t_{CK}$	
ACTIVE bank a to ACTIVE bank b command		$t_{RRD}$	15		15		15		ns	
Terminating voltage delay to $V_{DD}$		$t_{VTD}$	0		0		0		ns	
DQS Write preamble		$t_{WPRE}$	0.25		0.25		0.25		$t_{CK}$	
DQS Write preamble setup time		$t_{WPRES}$	0		0		0		ns	20, 21
DQS Write postamble		$t_{WPST}$	0.4	0.6	0.4	0.6	0.4	0.6	$t_{CK}$	19
Write recovery time		$t_{WR}$	15		15		15		ns	
Internal WRITE to READ command delay		$t_{WTR}$	1		1		1		$t_{CK}$	
Exit SELF REFRESH to non-READ command		$t_{XSNR}$	75		75		80		ns	
Exit SELF REFRESH to READ command		$t_{XSRD}$	200		200		200		$t_{CK}$	
Data valid output window		na	$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		ns	25



## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. Tests for AC timing,  $I_{DD}$ , and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load:




4. AC timing and  $I_{DD}$  tests may use a  $V_{IL}$ -to- $V_{IH}$  swing of up to 1.5V in the test environment, but input timing is still referenced to  $V_{REF}$  (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between  $V_{IL(AC)}$  and  $V_{IH(AC)}$ .
5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6.  $V_{REF}$  is expected to equal  $V_{DDQ}/2$  of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on  $V_{REF}$  may not exceed  $\pm 2$  percent of the DC value. Thus, from  $V_{DDQ}/2$ ,  $V_{REF}$  is allowed  $\pm 25$ mV for DC error and an additional  $\pm 25$ mV for AC noise.
7.  $V_{TT}$  is not applied directly to the device.  $V_{TT}$  is a system supply for signal termination resistors, is expected to be set equal to  $V_{REF}$  and must track variations in the DC level of  $V_{REF}$ .
8.  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on CK#.
9. The value of  $V_{IX}$  is expected to equal  $V_{DDQ}/2$  of the transmitting device and must track variations in the DC level of the same.
10.  $I_{DD}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -7, -8 and CL = 2.5 for -75 with the outputs open.
11. Enables on-chip refresh and address counters.
12.  $I_{DD}$  specifications are tested after the device is properly initialized.
13. This parameter is sampled.  $V_{DD} = +2.5V \pm 0.2V$ ,  $V_{DDQ} = +2.5V \pm 0.2V$ ,  $V_{REF} = V_{SS}$ ,  $f = 100$  MHz,  $T_A = 25^\circ C$ ,  $V_{OUT(DC)} = V_{DDQ}/2$ ,  $V_{OUT}$  (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
14. Command/Address input slew rate = 0.5V/ns. For -7ns and -75 with slew rates 1V/ns and faster,  $t_{IS}$  and  $t_{IH}$  are reduced to 900ps. If the slew rate is less than 0.5V/ns, timing is no longer referenced to the mid-point but to the  $V_{IL(AC)}$  maximum and  $V_{IH(AC)}$  minimum points. If the slew rate exceeds 3V/ns, functionality is uncertain.
15. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is  $V_{REF}$ .
16. Inputs are not recognized as valid until  $V_{REF}$  stabilizes. Exception: during the period before  $V_{REF}$  stabilizes,  $CKE \leq 0.3 \times V_{DDQ}$  is recognized as LOW.
17. The output timing reference level, as measured at the timing reference point indicated in Note 3, is  $V_{TT}$ .
18.  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
19. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
20. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
21. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on  $t_{DQSS}$ .
22. MIN ( $t_{RC}$  or  $t_{RFC}$ ) for  $I_{DD}$  measurements is the smallest multiple of  $t_{CK}$  that meets the minimum absolute value for the respective parameter.  $t_{RAS}$  MAX for  $I_{DD}$  measurements is the largest multiple of  $t_{CK}$  that meets the maximum absolute value for  $t_{RAS}$ .







## NOTES (continued)

23. The refresh period 64ms. This equates to an average refresh rate of  $15.625\mu\text{s}$ . However, an AUTO REFRESH command must be asserted at least once every  $140.6\mu\text{s}$ ; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
24. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.
25. The valid data window is derived by achieving other specifications -  $t_{HP}$  ( $t_{CK}/2$ ),  $t_{DQSQ}$ , and  $t_{QH}$  [ $t_{HP} - 750\text{ps}$  (-7, -75) or  $t_{HP} - 1\text{ns}$  (-8)]. The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.
26. Referenced to each output group: x4 = DQS with DQ0-DQ3, x8 = DQS with DQ0-DQ7, x16 = LDQS with DQ0-DQ7 and UDQS with DQ8-DQ15.
27. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period ( $t_{RFC}$  [MIN]) else CKE is LOW (i.e., during standby).
28. The DC values define where the input slew rate requirements are imposed, and the input signal must not violate these levels in order to maintain a valid level. The inputs require the AC value to be achieved during signal transition edge and the driver should achieve the same slew rate through the AC values.
29. The Input capacitance per pin group will not differ by more than this maximum amount for any given device..
30. CK and CK# input slew rate must be  $\oplus 1\text{V/ns}$ .
31. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than  $0.5\text{V/ns}$ , timing is no longer referenced to the mid-point but to the  $V_{IL(AC)}$  maximum and  $V_{IH(AC)}$  minimum points.
32. Vdd must not vary more than 4% if CKE is not active while any bank is active.



## NOTES (continued)

33. The clock is allowed up to  $\pm 150$ ps of jitter. Each timing parameter is allowed to vary by the same amount.
34.  $t_{HP}$  (MIN) is the lesser of  $t_{CL}$  minimum and  $t_{CH}$  minimum actually applied to the device CK and CK/ inputs, collectively during bank active.
35. READs and WRITEs with autoprecharge are not allowed to be issued until  $t_{RAS}$  (MIN) can be satisfied prior to the internal precharge command being issued.
36. Applies to x16 only. First DQS (LDQS or UDQS) to transition to last DQ (DQ0-DQ15) to transition valid.
37. Normal Output Drive Curves:
  - a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figures A and B.
  - b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figures A and B.
  - c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figures C and D.
  - d) The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figures C and D.
  - e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current will not exceed 1.7, for device drain-to-source voltages from 0 to  $V_{DDQ}/2$ .
  - f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity  $\pm 30\%$ , for device drain-to-source voltages from 0 to  $V_{DDQ}/2$ .



## NOTES (continued)

### 38. Reduced Output Drive Curves:





- The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figures E and F.
- The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figures E and F.
- The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figures G and H.
- The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figures G and H.

e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current will not exceed 1.7, for device drain-to-source voltages from 0 to  $V_{DDQ}/2$ .

f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity  $\pm 30\%$ , for device drain-to-source voltages from 0 to  $V_{DDQ}/2$ .

39. The voltage levels used are derived from the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.

40.  $V_{IH}$  overshoot:  $V_{IH} (MAX) = V_{DDQ} + 1.5V$  for a pulse width  $\leq 3ns$  and the pulse width can not be greater than 1/3 of the cycle rate.  $V_{IL}$  undershoot:  $V_{IL} (MIN) = -1.5V$  for a pulse width  $\leq 3ns$  and the pulse width can not be greater than 1/3 of the cycle rate.



## NORMAL OUTPUT DRIVE CHARACTERISTICS


VOLTAGE (V)	PULL-DOWN CURRENT (mA)				PULL-UP CURRENT (mA)			
	NOMINAL LOW	NOMINAL HIGH	MINIMUM	MAXIMUM	NOMINAL LOW	NOMINAL HIGH	MINIMUM	MAXIMUM
0.1	6.0	6.8	4.6	9.6	-6.1	-7.6	-4.6	-10
0.2	12.2	13.5	9.2	18.2	-12.2	-14.5	-9.2	-20
0.3	18.1	20.1	13.8	26.9	-18.1	-21.2	-13.8	-29.8
0.4	24.1	26.6	18.4	33.9	-24.0	-27.7	-18.4	-38.8
0.5	29.8	33.0	23.0	41.8	-29.8	-34.1	-23.0	-46.8
0.6	34.6	39.1	27.7	49.4	-34.3	-40.5	-27.7	-54.4
0.7	39.4	44.2	32.2	56.8	-38.1	-46.9	-32.2	-61.8
0.8	43.7	49.8	36.8	63.2	-41.1	-53.1	-36.0	-69.5
0.9	47.5	55.2	39.6	69.9	-43.8	-59.4	-38.2	-77.3
1.0	51.3	60.3	42.6	76.3	-46.0	-65.5	-38.7	-85.2
1.1	54.1	65.2	44.8	82.5	-47.8	-71.6	-39.0	-93.0
1.2	56.2	69.9	46.2	88.3	-49.2	-77.6	-39.2	-100.6
1.3	57.9	74.2	47.1	93.8	-50.0	-83.6	-39.4	-108.1
1.4	59.3	78.4	47.4	99.1	-50.5	-89.7	-39.6	-115.5
1.5	60.1	82.3	47.7	103.8	-50.7	-95.5	-39.9	-123.0
1.6	60.5	85.9	48.0	108.4	-51.0	-101.3	-40.1	-130.4
1.7	61.0	89.1	48.4	112.1	-51.1	-107.1	-40.2	-136.7
1.8	61.5	92.2	48.9	115.9	-51.3	-112.4	-40.3	-144.2
1.9	62.0	95.3	49.1	119.6	-51.5	-118.7	-40.4	-150.5
2.0	62.5	97.2	49.4	123.3	-51.6	-124.0	-40.5	-156.9
2.1	62.8	99.1	49.6	126.5	-51.8	-129.3	-40.6	-163.2
2.2	63.3	100.9	49.8	129.5	-52.0	-134.6	-40.7	-169.6
2.3	63.8	101.9	49.9	132.4	-52.2	-139.9	-40.8	-176.0
2.4	64.1	102.8	50.0	135.0	-52.3	-145.2	-40.9	-181.3
2.5	64.6	103.8	50.2	137.3	-52.5	-150.5	-41.0	-187.6

**NOTE:** The above characteristics are specified under best, worst and nominal process variation/conditions.

## REDUCED OUTPUT DRIVE CHARACTERISTICS


VOLTAGE (V)	PULL-DOWN CURRENT (mA)				PULL-UP CURRENT (mA)			
	NOMINAL LOW	NOMINAL HIGH	MINIMUM	MAXIMUM	NOMINAL LOW	NOMINAL HIGH	MINIMUM	MAXIMUM
0.1	3.3	3.7	2.5	4.8	-3.3	-4.1	-2.5	-4.9
0.2	6.6	7.3	5.0	9.4	-6.6	-7.8	-5.0	-9.7
0.3	9.8	10.9	7.4	14.0	-9.8	-11.4	-7.4	-14.5
0.4	13.0	14.4	10.0	18.3	-12.9	-14.9	-10.0	-19.2
0.5	16.1	17.8	12.4	22.6	-16.1	-18.4	-12.4	-23.9
0.6	18.7	21.1	14.9	26.7	-18.5	-21.9	-14.9	-28.4
0.7	21.3	23.9	17.4	30.7	-20.5	-25.3	-17.4	-32.9
0.8	23.6	26.9	19.9	34.1	-22.2	-28.7	-19.5	-37.3
0.9	25.6	29.8	21.4	37.7	-23.6	-32.1	-20.6	-41.7
1.0	27.7	32.6	23.0	41.2	-24.8	-35.4	-20.9	-46.0
1.1	29.2	35.2	24.2	44.5	-25.8	-38.6	-21.1	-50.2
1.2	30.3	37.7	25.0	47.7	-26.6	-41.9	-21.2	-54.3
1.3	31.3	40.1	25.4	50.7	-27.0	-45.2	-21.3	-58.4
1.4	32.0	42.4	25.6	53.5	-27.2	-48.4	-21.4	-62.4
1.5	32.5	44.4	25.8	56.0	-27.4	-51.6	-21.5	-66.4
1.6	32.7	46.4	25.9	58.6	-27.5	-54.7	-21.6	-70.4
1.7	32.9	48.1	26.2	60.6	-27.6	-57.8	-21.7	-73.8
1.8	33.2	49.8	26.4	62.6	-27.7	-60.7	-21.8	-77.8
1.9	33.5	51.5	26.5	64.6	-27.8	-64.1	-21.8	-81.3
2.0	33.8	52.5	26.7	66.6	-27.9	-67.0	-21.9	-84.7
2.1	33.9	53.5	26.8	68.3	-28.0	-69.8	-21.9	-88.1
2.2	34.2	54.5	26.9	69.9	-28.1	-72.7	-22.0	-91.6
2.3	34.5	55.0	27.0	71.5	-28.2	-75.6	-22.0	-95.0
2.4	34.6	55.5	27.0	72.9	-28.2	-78.4	-22.1	-97.9
2.5	34.9	56.0	27.1	74.1	-28.3	-81.3	-22.2	-101.3

**NOTE:** The above characteristics are specified under best, worst and nominal process variation/conditions.



- NOTE:** 1. DQs transitioning after DQS transition define  $t_{DQSQ}$  window. DQS transitions at T2 and at T2n are an "early DQS," at T3 is a "nominal DQS," and at T3n is a "late DQS."  
 2. For a x4, only two DQs apply.  
 3.  $t_{DQSQ}$  is derived at each DQS clock edge and is not cumulative over time and begins with DQS transition and ends with the last valid transition of DQs.  
 4.  $t_{QH}$  is derived from  $t_{HP}$ :  $t_{QH} = t_{HP} - (750\text{ps for } -7, -7E) \text{ or } (1,000\text{ps for } -8)$ .  
 5.  $t_{HP}$  is the lesser of  $t_{CL}$  or  $t_{CH}$  clock transition collectively when a bank is active.  
 6. The data valid window is derived for each DQS transitions and is defined as  $t_{QH}$  minus  $t_{DQSQ}$ .

**Figure 27**  
**x4, x8 Data Output Timing –  $t_{DQSQ}$ ,  $t_{QH}$  and Data Valid Window**




NOTE: 1. DQs transitioning after DQS transition define  $t_{DQSQ}$  window. LDQS defines the lower byte and UDQS defines the upper byte.  
2. DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, or DQ7.  
3.  $t_{DQSQ}$  is derived at each DQS clock edge and is not cumulative over time and begins with DQS transition and ends with the last valid transition of DQs.

4.  $t_{QH}$  is derived from  $t_{HP}$ :  
 $t_{QH} = t_{HP} - (750\text{ps for } -7, -7\text{E}) \text{ or } (1,000\text{ps for } -8)$ .  
5.  $t_{HP}$  is the lesser of  $t_{CL}$  or  $t_{CH}$  clock transition collectively when a bank is active.  
6. The data valid window is derived for each DQS transitions and is  $t_{QH}$  minus  $t_{DQSQ}$ .  
7. DQ8, DQ9, DQ10, DQ11, DQ12, DQ13, DQ14, or DQ15.


**Figure 27A**  
**x16 Data Output Timing -  $t_{DQSQ}$ ,  $t_{QH}$  and Data Valid Window**






- NOTE:** 1.  $t_{DQSK}$  is the DQS output window relative to CK and is the "long term" component of DQS skew.  
2. DQs transitioning after DQS transition define  $t_{DQSQ}$  window.  
3. All DQs must transition by  $t_{DQSQ}$  after DQS transitions, regardless of  $t_{AC}$ .  
4.  $t_{AC}$  is the DQ output window relative to CK, and is the "long term" component of DQ skew.  
5.  $t_{LZMIN}$ ,  $t_{ACMIN}$  and  $t_{HZMIN}$  are the first valid signal transition.  
6.  $t_{LZMAX}$ ,  $t_{ACMAX}$  and  $t_{HZMAX}$  are the latest valid signal transition.  
7. READ command with CL = 2 issued at T0.

**Figure 28**  
**Data Output Timing -  $t_{AC}$  and  $t_{DQSK}$**




- NOTE:** 1.  $t_{DSHMIN}$  generally occurs during  $t_{DQSSMIN}$ .  
2.  $t_{DSSMIN}$  generally occurs during  $t_{DQSSMAX}$ .  
3. WRITE command issued at T0.  
4. For x16, LDQS controls the lower byte and UDQS controls the upper byte.

**Figure 29**  
**Data Input Timing**



**Figure 30**  
**Input Voltage Waveform**

## INITIALIZE AND LOAD MODE REGISTERS




- NOTE:**
1. VTT is not applied directly to the device; however,  $t_{VTD}$  must be greater than or equal to zero to avoid device latch-up.
  2. Although not required by the Micron device, JEDEC specifies resetting the DLL with A8 = H.
  3.  $t_{MRD}$  is required before any command can be applied, and 200 cycles of CK are required before a READ command can be issued.
  4. The two AUTO REFRESH commands at Tc0 and Td0 may be applied after the LOAD MODE REGISTER (LMR) command at Ta0.
  5. Although not required by the Micron device, JEDEC specifies issuing another LMR command (A8 = L) prior to activating any bank.
  6. PRE = PRECHARGE command, LMR = LOAD MODE REGISTER command, AR = AUTO REFRESH command, ACT = ACTIVE command, RA = Row Address, BA = Bank Address

## TIMING PARAMETERS

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CK} (2.5)$	7	15	7.5	15	8	15	ns
$t_{CK} (2)$	7.5	15	10	15	10	15	ns
$t_{IH}$	1		1		1.1		ns

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{IS}$	1		1		1.1		ns
$t_{MRD}$	15		15		16		ns
$t_{RFC}$	67		75		80		ns
$t_{RP}$	15		20		20		ns
$t_{VTD}$	0		0		0		ns

## POWER-DOWN MODE




**NOTE:** 1. If this command is a PRECHARGE (or if the device is already in the idle state), then the power-down mode shown is precharge power-down. If this command is an ACTIVE (or if at least one row is already active), then the power-down mode shown is active power-down.  
2. No column accesses are allowed to be in progress at the time power-down is entered.

## TIMING PARAMETERS

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CK}(2.5)$	7	15	7.5	15	8	15	ns

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CK}(2)$	7.5	15	10	15	10	15	ns
$t_{IH}$	1		1		1.1		ns
$t_{IS}$	1		1		1.1		ns

## AUTO REFRESH MODE



DON'T CARE


- NOTE:**
1. PRE = PRECHARGE, ACT = ACTIVE, AR = AUTO REFRESH, RA = Row Address, BA = Bank Address.
  2. NOP commands are shown for ease of illustration; other valid commands may be possible at these times.
  3. "Don't Care" if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks).
  4. QFC, DM, DQ and DQS signals are all "Don't Care"/High-Z for operations shown.
  5. The second AUTO REFRESH is not required and is only shown as an example of two back-to-back AUTO REFRESH commands.

## TIMING PARAMETERS

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CK}(2.5)$	7	15	7.5	15	8	15	ns
$t_{CK}(2)$	7.5	15	10	15	10	15	ns

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{IH}$	1		1		1.1		ns
$t_{IS}$	1		1		1.1		ns
$t_{RFC}$	67		75		80		ns
$t_{RP}$	15		20		20		ns

# SELF REFRESH MODE



DON'T CARE


- NOTE:** 1. Clock must be stable before exiting self refresh mode.  
 2. Device must be in the all banks idle state prior to entering self refresh mode.  
 3.  $t_{XSNR}$  is required before any non-READ command can be applied, and  $t_{XSRD}$  (200 cycles of CK) is required before a READ command can be applied.  
 4. AR = AUTO REFRESH command.

## TIMING PARAMETERS

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CK}(2.5)$	7	15	7.5	15	8	15	ns
$t_{CK}(2)$	7.5	15	10	15	10	15	ns
$t_{IH}$	1		1		1.1		ns

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{IS}$	1		1		1.1		ns
$t_{RP}$	15		20		20		ns
$t_{XSNR}$	75		75		80		ns
$t_{XSRD}$	200		200		200		$t_{CK}$


# BANK READ - WITHOUT AUTO PRECHARGE



- NOTE:**
1.  $DO_n$  = data-out from column  $n$ ; subsequent elements are provided in the programmed order.
  2. Burst length = 4 in the case shown.
  3. Disable auto precharge.
  4. "Don't Care" if A10 is HIGH at T5.
  5. PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address.
  6. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  7. The PRECHARGE command can only be applied at T5 if  $t_{RAS}$  minimum is met.




# BANK READ - WITH AUTO PRECHARGE



**NOTE:** 1. DO *n* = data-out from column *n*; subsequent elements are provided in the programmed order.  
2. Burst length = 4 in the case shown.  
3. Enable auto precharge.  
4. ACT = ACTIVE, RA = Row Address, BA = Bank Address.  
5. NOP commands are shown for ease of illustration; other commands may be valid at these times.  
6. The READ command can only be applied at T3 if t<sub>RAS</sub> minimum is met by T5.

# BANK WRITE – WITHOUT AUTO PRECHARGE




- NOTE:**
1. DI  $n$  = data-out from column  $n$ ; subsequent elements are provided in the programmed order.
  2. Burst length = 4 in the case shown.
  3. Disable auto precharge.
  4. "Don't Care" if A10 is HIGH at T8.
  5. PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address.
  6. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  7.  $t_{DSH}$  is applicable during  $t_{DQSS}$  (MIN) and is referenced from CK T4 or T5.
  8.  $t_{DSS}$  is applicable during  $t_{DQSS}$  (MAX) and is referenced from CK T5 or T6.

## TIMING PARAMETERS

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CK}$ (2.5)	7	15	7.5	15	8	15	ns
$t_{CK}$ (2)	7.5	15	10	15	10	15	ns
$t_{DH}$	0.5		0.5		0.6		ns
$t_{DS}$	0.5		0.5		0.6		ns
$t_{DQSH}$	0.35		0.35		0.35		$t_{CK}$
$t_{DQSL}$	0.35		0.35		0.35		$t_{CK}$
$t_{DQSS}$	0.75	1.25	0.75	1.25	0.75	1.25	$t_{CK}$
$t_{DSS}$	0.2		0.2		0.2		$t_{CK}$

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{DSH}$	0.2		0.2		0.2		$t_{CK}$
$t_{IH}$	1		1		1.1		ns
$t_{IS}$	1		1		1.1		ns
$t_{RAS}$	45	120,000	45	120,000	50	120,000	ns
$t_{RCD}$	15		20		20		ns
$t_{RP}$	15		20		20		ns
$t_{WPRES}$	0.25		0.25		0.25		$t_{CK}$
$t_{WPST}$	0		0		0		ns
$t_{WPST}$	0.4	0.6	0.4	0.6	0.4	0.6	$t_{CK}$
$t_{WR}$	15		15		15		ns

# BANK WRITE – WITH AUTO PRECHARGE




- NOTE:** 1. DI  $n$  = data-out from column  $n$ ; subsequent elements are provided in the programmed order.  
2. Burst length = 4 in the case shown.  
3. Enable auto precharge.  
4. ACT = ACTIVE, RA = Row Address, BA = Bank Address.  
5. NOP commands are shown for ease of illustration; other commands may be valid at these times.  
6. tDSH is applicable during tDQSS(MIN) and is referenced from CK T4 or T5.  
7. tDSS is applicable during tDQSS (MAX) and is referenced from CK T5 or T6.

## TIMING PARAMETERS

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tCH	0.45	0.55	0.45	0.55	0.45	0.55	tCK
tCL	0.45	0.55	0.45	0.55	0.45	0.55	tCK
tCK (2.5)	7	15	7.5	15	8	15	ns
tCK (2)	7.5	15	10	15	10	15	ns
tDH	0.5		0.5		0.6		ns
tDS	0.5		0.5		0.6		ns
tDQSH	0.35		0.35		0.35		tCK
tDQSL	0.35		0.35		0.35		tCK
tDQSS	0.75	1.25	0.75	1.25	0.75	1.25	tCK
tDSS	0.2		0.2		0.2		tCK

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tDSH	0.2		0.2		0.2		tCK
tIH	1		1		1.1		ns
tIS	1		1		1.1		ns
tRAS	45	120,000	45	120,000	50	120,000	ns
tRCD	15		20		20		ns
tRP	15		20		20		ns
tWPRES	0.25		0.25		0.25		tCK
tWPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK
tWR	15		15		15		ns

# WRITE – DM OPERATION




- NOTE:** 1. DI  $n$  = data-out from column  $n$ ; subsequent elements are provided in the programmed order.  
 2. Burst length = 4 in the case shown.  
 3. Disable auto precharge.  
 4. "Don't Care" if A10 is HIGH at T8.  
 5. PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address.  
 6. NOP commands are shown for ease of illustration; other commands may be valid at these times.  
 7.  $t_{DSH}$  is applicable during  $t_{DQSS}$  (MIN) and is referenced from CK T4 or T5.  
 8.  $t_{DSS}$  is applicable during  $t_{DQSS}$  (MAX) and is referenced from CK T5 or T6.

## TIMING PARAMETERS

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$
$t_{CK}$ (2.5)	7	15	7.5	15	8	15	ns
$t_{CK}$ (2)	7.5	15	10	15	10	15	ns
$t_{DH}$	0.5		0.5		0.6		ns
$t_{DS}$	0.5		0.5		0.6		ns
$t_{DQSH}$	0.35		0.35		0.35		$t_{CK}$
$t_{DQSL}$	0.35		0.35		0.35		$t_{CK}$
$t_{DQSS}$	0.75	1.25	0.75	1.25	0.75	1.25	$t_{CK}$
$t_{DSS}$	0.2		0.2		0.2		$t_{CK}$

SYMBOL	-7		-75		-8		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{DSH}$	0.2		0.2		0.2		$t_{CK}$
$t_{IH}$	1		1		1.1		ns
$t_{IS}$	1		1		1.1		ns
$t_{RAS}$	45	120,000	45	120,000	50	120,000	ns
$t_{RCD}$	15		20		20		ns
$t_{RP}$	15		20		20		ns
$t_{WPRES}$	0.25		0.25		0.25		$t_{CK}$
$t_{WPRES}$	0		0		0		ns
$t_{WPST}$	0.4	0.6	0.4	0.6	0.4	0.6	$t_{CK}$
$t_{WR}$	15		15		15		ns

# 66-PIN PLASTIC TSOP (400 MIL)



- NOTE:**
1. All dimensions in millimeters  $\frac{\text{MAX}}{\text{MIN}}$  or typical here noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is  $0.25$  mm per side.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
E-mail: [prodmktg@micron.com](mailto:prodmktg@micron.com), Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992  
Micron is a registered trademark of Micron Technology, Inc.