

- SISD Single Instruction stream, Single Data stream
 classical uniprocessor
- SIMD Single Instruction stream, Multiple Data streams
 Vector machines
- MISD Multiple Instruction streams, Single Data Streams
 No good examples, not very useful

BR

 MIMD - Multiple Instruction streams, Multiple Data Streams

 Most interesting, many examples

4/17/01





Supercomputers

- The term 'SuperComputer' used to be applied to Vector machines
 - Cray Research created the first supercomputer (CRAY-1) in 1976
 Cray Research was world leader for many years, Japan also strong in traditional vector machines
- Cray Research was bought by Tera Corporation in late 90's
 Modern 'supercomputers' are now multiprocessors where
- each processor has one or more 'vector units'
 - Instruction stream divided into scalar operations and vector operations
 - Vector operations executed by vector units multiple vector units can execute multiple vector operations in parallel
- SIMD support is now mainstream
 - MMX, SSE, SSE2 instructions in X86 are SIMD instructions

BR

3





	SSE Instruct	ions for P3: SI	MD Floating	Point
New Hold	128 bit registers s four 32-bit sing	are called XMM gle precision float	registers (XMN ting point numb	40 – XMM7) ers
An ir regis	nstruction like AI ters together, cor	DDPS xmm0, x nputing the sums	mm1 will add t of the four num	he two ibers.
Easy	to see speed adv	antage over prev	ious instructions	6
	4.0 (32 bits)	4.0 (32 bits)	3.5 (32 bits)	-2.0 (32 bits)
+	-1.5 (32 bits)	2.0 (32 bits)	1.7 (32 bits)	2.3 (32 bits)
	2.5 (32 bits)	6.0 (32 bits)	5.2 (32 bits)	0.3 (32 bits)
4/	17/01	BR		5







Superscalar vs. VLIW

- The goal of both Superscalar and VLIW architectures is to execute more than one instruction per clock
 VLIW: Very Long Instruction Word
- Superscalar architectures allow any sequence of instructions
 - Control logic dynamically schedules code stream on execution units, resolves all hazards
 - Control is very complicated
- VLIW architectures have simpler control, principally rely
 on static scheduling
 - Possible to write code sequences that produce incorrect results
 - Compiler must generate code that is hazard free
 - Performance directly tied to quality of compiler generated code

4/17/01 BR 7

Why Superscalar? Why VLIW?

- Superscalar approaches are used when trying to support an older ISA with a large body of legacy code
 - X86 ISA is a good example Pentiums were first superscalar implementations of the X86 ISA
 - Have to support legacy applications compiled back in early 80's!
- VLIW approaches preferred for new ISAs

 Designers can choose which hazards to resolve via compiler, which hazards to resolve in hardware
- Legacy code streams from older ISAs can be handled by a VLIW architecture
 - One approach is dynamic code interpretation/translation to VLIW code stream (IA-64, Pentium 4, Transmeta CPUs and even the Pentium 3 all use this approach)

BR

8









Pentium 3 vs. Pentium 4 Differences • L1 cache - P3: 16KB instruction, 16KB data - P4: 8KB instruction, 16KB data · P3: X86 instructions translated to pipeline microoperations dynamically by decoder logic - translations are not cached, done every time X86 instruction is executed · P4: X86 instructions also dynamically translated to microoperations translation cache holds translations so that X86 instructions do not have to be repeatedly translated - should speed execution of tight loops BR 11 4/17/01



4

Pentium 4 Performance

- For X86 Legacy code, published benchmarks show that a P4 @ 1.4 Ghz is about the same as a P3 @ 1.1 Ghz
 - Somewhat puzzling since the execution trace cache of the P4 should help with execution of X86 instructions
 - Other factors must be involved L1 cache size? Pipeline flush cost for X86 instructions? Micro Operation structure?

13

14

- P4 clock speeds projected to ramp up to 2.0 Ghz by 3rd quarter 2001
- Applications optimized for SSE2 instructions in P4 are 1.5X to 2X faster than P3 (especially double precision floating point)

4/17/01 BR

Transmeta Corp 'Crusoe' Processor

- VLIW Processor for executing x86 code
- Uses a dynamic code translation mechanism to translate segments of X86 code into VLIW code
- · Translation cache allows translation to be done once
- Claim is that Crusoe architecture is simpler than
 - Superscalar X86 implementation
 Less transistors, smaller die, cheaper die
 - Less number
 Less power

4/17/01

- Also has additional features for power consumption

BR

Aimed at mobile computing





	Mobile PII	Mobile PII	Mobile PIII	TM3120	TM540
Process	.25m	.25m shrink	.18m	.22m	.18m
On-chip L1 Cache	32KB	32KB	32KB	96KB	128KB
On-chip L2 Cache	0	256KB	256KB	0	256KB
Die Size	130mm ²	180mm ²	106mm ²	77mm ²	73mm ²
Tuble					











Comments on 'Code Morphing'

- Code morphing is just translation of X86 code to native Crusoe code
- Each version of the Crusoe chip needs a different version of the translation code
- Crusoe chip is essentially running a very efficient X86 emulator. The design of the Crusoe chip was made with emulation as the end goal, so emulation is very efficient.
 X86 emulators exist for other architectures (i.e. Macintosh
 - X86 emulators exist for other architectures (i.e, Macintosh PowerPCs, but as an afterthought and they are inefficient).

BR

19

















- exceptions (i.e. divide by zero) can cause problems since code is aggressively restructured and operations occur out of order.
- Architecture has a set of *shadow* registers. Before executing a block of code in which an exception can occur, copy machine state to exception registers and aggressively translate/execute code

BR

• If code executes with no exception, 'commit' the code block and copy current registers to shadow registers.



1.		movl	%ecx,\$0x3	Another Example
2.		Jmp	TPTT	i mouner Enampie
з.	1ь11	: movl	%edx,0x2fc(%ebp)	Comments on
4.		movl	%eax,0x304(%ebp)	· 1.4
5.		movl	%esi,\$0x0	translation
б.		cmpl	<pre>%edx,%eax</pre>	
7.		movl	0x40(%esp,1),\$0x0	a. No imp
8.		jle	skipl	in the Jimp
9.		movl	%esi,\$0x1	b. Reg. Renamed
10.	skip	1: mov1	Ux6C(%esp,1),%es1	
12		mourl	sear, sear	c. Out-of-order
12		41	ekin2	
14.		xorl	heax.heax	execution
15.	skip	2: mov1	%esi,0x308(%ebp)	
16.	-	movl	%edi,0x300(%ebp)	d.Both code branches
17.		movl	0x7c(%esp,1),%eax	. 1 0 1 .
18.		cmpl	%esi,%edi	executed. Select
19.		movl	%eax,\$0x0	in stand stars and the
20.		jnl	exitl	instruction used to
	6361-5-	2-1		akaaa magult
1.	addi	%r39.%ebp.0x3	2fc	enoose result.
2	addi	\$r38.\$ebp.0x3	304	
3.	1d	%edx.[%r39]:	add %r27.%r38	add %r26.%r384
4.	ld	%r31.[%r38];	add %r35.0.1;	add %r36,%esp.0x40
5.	ldp	%esi.[%r27];	add %r21.%esp.0x6c:	sub.c %null.%edx.%r31
6	ldp	%odi [%r26].	add (1005,0000),0000,	Subic Marr, (Car, (151
0.	atam	0 [\$m26].	Bel #10,0132,0,0135	add hwlf hear owla
· · ·	atam	0,[01J0];	add %agy 0 2.	aut a smull hogi hodi
8.	scam	<r32,[<r33];< th=""><th>add #ecx,0,3;</th><th>Sub.c #null, #esi, #edi</th></r32,[<r33];<>	add #ecx,0,3;	Sub.c #null, #esi, #edi
9.	st	\$124,[\$125];	or seax,0,0;	DICC HIL, <exit2></exit2>
10.	br <ex< td=""><td>1t1></td><td></td><td></td></ex<>	1t1>		
				6

Additional Power Savings

- Translation software (Code morpher) is actually a psuedo operating system
- Code morphing dynamically adjusts both clock frequency AND
 power supply to adjust to execution speed needs
 - power varies linearly with clock frequency
 - power varies with square of voltage
 - lowering both frequency and power results in cubic power savings
- Most other processors only vary clock frequency.
- Claim power savings on typical applications of 30% (other processors have 10% savings).

BR

4/17/01

27



- How do you know if you are running code fast enough?
- Real time software (i.e. DVD player) is easy just run it fast enough to keep up with streaming data
 User interface software a bit more heuristic, store
- profiles to allow user to help specify if performance 'is good enough'.

4/17/01	BR	28





	TM3200	TM5400
Frequency Range	333-400MHz	500-700MHz
L1 Cache	96KB	128KB
L2 Cache		256KB
Main Memory	SDRAM (66 to 133MHz)	DDR-SDRAM (100 to 166MHz
Upgrade Memory	Tests must a	SDRAM (66 to 155MHz)
Perkage	474 BGA	A74 BGA
Sample	Now	Now
Production	Now	Now

