



Overflow Logic (cont).

What about subtraction? (A – B)

If operands have different sign bits, and the result sign bit is DIFFERENT from the sign of the A operand, then overflow!

If (subtraction) OF = (A and (not B) and (not Nf)) or ((not A) and B and Nf)

Recall that for subtraction, binvert = 1.

VHDL code:

if (binvert = '0') then $OF <= (A \mbox{ and } B \mbox{ and } (not \mbox{ Nf} \mbox{ }) \mbox{ or } (\ (\ not \mbox{ A}) \mbox{ and } (not \mbox{ B}) \mbox{ and } Nf) \ ;$

else $OF \mathrel{<=} (A \text{ and } (not \ B) \text{ and } (not \ Nf) \) \ or \ \ ((not \ A) \text{ and } B \text{ and } Nf) \ ;$

end if;





Set Logic (continued).

For 'slt' operation, ALU does A-B.

According to slides, the LSB of the result will be EQUAL to the SIGN bit of the A-B result, other bits will be zero.

Does this work?

 $A = 0x7F, \ \ B = 0x01. \qquad \ A - B = 0x7F - 0x01 = 0x7D.$

Sign of result = '0', result of SLT = 0x00 (A is NOT less than B)

Assume an 8-bit ALU:

Set Logic (cont.)

Another Example:

 $A=0x7F, \ B=0xFF. \qquad Comparing +127 \ to \ -1.$

A is NOT LESS than B, so result should be 0x00.

Lets see:

A-B = 0x7F - 0xFF = 0x80. Sign bit = 1, result = 0x01!!!!! WRONG!!!

 $\ensuremath{\mathsf{Overflow}}$ occurred – this means that just using the sign bit by itself is not good enough.

We have to consider the overflow flag.

Set Logic (cont.)

Set Logic modified to include Overflow flag is (exercise 4.23).

Let Nf = sign bit of result

SET = ((not OF) and Nf) or (OF and (not Nf))

If A < B, then result of A-B should be Negative if overflow did not occur.

However, if Overflow did occur, the Negative flag will be '0' in the case of $A < B. \label{eq:constraint}$

What about SLTU? Set Less than UNSIGNED?

Need to use the Carry Flag in some manner to determine the 'Set' bit (you figure it out).

We also need another control line to tell us if the operation is an UNSIGNED operation or SIGNED operation since the logic for the 'set' bit will be different.



Speeding Up Addition

• Ripple Carry adder - slowest, but least gates

Carry Select Adder
 ⇒Breaks addition into groups of bits
 ⇒Each group consists of two ripple carry adders – one has the
 CIN = 0, the other has CIN = 1

- ⇒A 2/1 MUX that uses the Cout from the previous group is used to select the correct sum.
- ⇒Speedup comes from carry not having to ripple through all groups.
- \Rightarrow Requires about 2x number of gates over Ripple Carry
- Carry LookAhead Adder
 ⇒Expensive in terms of number of gates
 ⇒Very fast since carries are generated without rippling.













adders X3 X2 X1 X0 x Y3 Y2 Y1 Y0 Y0X3 Y0X2 Y0X1 Y0X0		Array	Multi	plier			
Y0X3 Y0X2 Y0X1 Y0X0 Y0X3 Y0X2 Y0X1 Y0X0 P7 P6 P5 P4 P3 P2 P1 P0	adders		x	X3 Y3	X2 Y2	X1 Y1	X0 Y0
Y0X3 Y0X2 Y0X1 Y0X0 Y0X3 Y0X2			Y0X3	Y0X	2 Y	0X1	Y0X0
Y0X3 Y0X2 ⁺ Y0X1 Y0X0 Y0X3 Y0X2 Y0X1 Y0X0 Y0X3 Y0X2 Y0X1 Y0X0 P7 P6 P5 P4 P3 P2 P1 P0		Y0X3	Y0X2	YOX	1 Y		
P7 P6 P5 P4 P3 P2 P1 P0	Y0X3	Y0X2 ⁺	Y0X1	Y0X	0		
P7 P6 P5 P4 P3 P2 P1 P0			Ļ				
P7 P6 P5 P4 P3 P2 P1 P0	Y0X3 Y0X2	Y0X1	Y0X0	<u> </u>			
	P7 P6 P5	P4	P3	P2]	P1	PO



















