




Overflow Logic (cont).

What about subtraction? (A - B)

If operands have different sign bits, and the result sign bit is DIFFERENT from the sign of the A operand, then overflow!

If (subtraction) OF = (A and (not B) and (not Nf)) or ((not A) and B and Nf)


Recall that for subtraction, binvert = 1.

VHDL code:

```

if (binvert = '0') then
  OF <= (A and B and (not Nf)) or ((not A) and (not B) and Nf);
else
  OF <= (A and (not B) and (not Nf)) or ((not A) and B and Nf);
end if;

```



Set Logic (continued).

For 'slt' operation, ALU does $A - B$.

According to slides, the LSB of the result will be EQUAL to the SIGN bit of the A-B result, other bits will be zero.

Does this work?

$A = 0x7F$, $B = 0x01$. $A - B = 0x7F - 0x01 = 0x7D$.

Sign of result = '0', result of SLT = $0x00$ (A is NOT less than B)

Assume an 8-bit ALU:

$A = 0x80$, $B = 0xFF$. $A - B = 0x80 - 0xFF = 0x81$

Sign of result = '1', result of SLT = $0x01$.

?? ($A = -128$, $B = -1$, so A is less than B, so result correct!!!)

Set Logic (cont.)

Another Example:

$A = 0x7F$, $B = 0xFF$. Comparing +127 to -1.

A is NOT LESS than B, so result should be $0x00$.

Lets see:

$A - B = 0x7F - 0xFF = 0x80$. Sign bit = 1, result = $0x01!!!!$

WRONG!!!

Overflow occurred – this means that just using the sign bit by itself is not good enough.

We have to consider the overflow flag.

Set Logic (cont.)

Set Logic modified to include Overflow flag is (exercise 4.23).

Let Nf = sign bit of result

$SET = ((\text{not } OF) \text{ and } Nf) \text{ or } (OF \text{ and } (\text{not } Nf))$

If $A < B$, then result of A-B should be Negative if overflow did not occur.

However, if Overflow did occur, the Negative flag will be '0' in the case of $A < B$.


What about SLTU? Set Less than UNSIGNED?

Need to use the Carry Flag in some manner to determine the 'Set' bit (you figure it out).

We also need another control line to tell us if the operation is an UNSIGNED operation or SIGNED operation since the logic for the 'set' bit will be different.


Carry-Select Adder


The Carry path is the slowest path in the ripple carry adder. We can speed it up with the following scheme (8-bit adder):





Speeding Up Addition


- Ripple Carry adder – slowest, but least gates
- Carry Select Adder
 - ⇒ Breaks addition into groups of bits
 - ⇒ Each group consists of two ripple carry adders – one has the CIN = 0, the other has CIN = 1
 - ⇒ A 2/1 MUX that uses the Cout from the previous group is used to select the correct sum.
 - ⇒ Speedup comes from carry not having to ripple through all groups.
 - ⇒ Requires about 2x number of gates over Ripple Carry
- Carry LookAhead Adder
 - ⇒ Expensive in terms of number of gates
 - ⇒ Very fast since carries are generated without rippling.











Array Multiplier – Can we do better?

- One problem with the array multiplier on the previous slide is that there are multiple critical paths
 $\Rightarrow$ It is tough to speed up because there are multiple 'longest' paths – we would have to speedup all of these paths.
- A better design uses Carry-Save-Adders (CSA)
 $\Rightarrow$ Carry and Sum brought out separately, carry does not ripple

The diagram compares two multiplier architectures. The left side shows a standard array multiplier using three Full Adders (FA) and one Half Adder (HA) to produce a carry C_0 and sum S_0 . The right side shows a Carry-Save-Adder (CSA) based design, which uses a single CSA block to produce a carry $C[3:0]$ and sum $S[3:0]$.

