



.autoAbgen file

- In your Cadence library directory (should contain directories for each of your cells), need to have an *.autoAbgen* file
 - This defines abstract-generation rules that are dependent upon both the library and the process
- Linked to the class WWW page is an *.autoAbgen* file that for HP 0.5u process that uses the routing grid we have defined
 - Place this file in your cadence library directory and make sure it is named .autoAbgen

BR 6/00

3

Preparing your layouts • Use the *prBoundary* (dg) layer and place a rectangle that defines your cell boundary You may have to use the layer menu to make this layer a valid layer (use Edit -> Set Valid Layers, check box next to prBoundary (dg)). • Make sure your terminals on on-grid (both horizontal and vertical) and you have a pin defined in M1 for each terminal - use the 'create pin' command in Virtuoso to create the pin - Create a 'shape' pin, define the access to the pin as 'any' - For VDD/GND, the shape pin needs to be one rectangle that covers the entire VDD/GND bus Add a string property to the cell called *prCellType* with value standard. Add a string property called *prCellClass* with value core. - use the 'Q' hotkey command to bring up the cell properties template and use the 'add' command to add these properties BR 6/00 4









Creating the .*lef* file (cont.)

From icfb, select the File \rightarrow Export \rightarrow LEF menu option. This will popup the menu below. Select 'Silicon Ensemble' as the target P&R engine. The LEF file below will be written to 'vlsi2.lef'.

ок	Cancel [)efaults	Apply			Help	
LEF File Name			vlsi2.lef				
Overwrite Existing LEF File?			• 1/2				
Technology From Library			vlsią				
Output Mode			🔶 Logical & Physical 😞 Logical Only				
Target P&R Engine		🕹 Gate Ensemble 🔶 Silicon Ensemble					
Cell List File Name		./lefout.list					
			*** Cell List File Gener	ation Utilitie	9S ***		
🗌 Append	l Cell List Fi	le? 🔲 C	verwrite Cell List File?				
Generate	Cell List Fil	e By	Cells in Design Pat	tern Match	Edit		
				BR 6	5/00		















Cell Placement

```
QP FILENAME "qpcells.cfg" ;
OUTPUT DEF FILENAME "qplace.def" ;
SAVE DESIGN "qplace" ;
REPORT SUMMARY FILENAME "qplace.rpt";
REPORT CONSTRAINTS DETAILED FILENAME "qplace.constraints";
QP (quick place) is the cell placement command.
```

The *qpcells.cfg* file can be used to specify different options to QP, the default options work fine for us.

To see a listing of all options, do:

% qp -h

BR 6/00

17

Power Routing									
<pre># Connecting the power # CONNECT RING NET "gnd!" NET "vdd!" STRIPE BLOCK ALLPORT IOPAD ALLPORT WIDTH 1000 IORING FOLLOWPIN WIDTH 150 ;</pre>									
IOPAD width is the width of the VDD/GND pins in the IO cel rings.	1								
IORING width is the width of the Vdd/GND pins the in standard cells.									
If you specify the wrong widths, then router will not find the pins and will fail.									
BR 6/00	18								

```
Detailed Signal Routing
```

```
# Do routing
#
SET VAR WROUTE.FINAL TRUE ;
SET VAR WROUTE.GLOBAL TRUE ;
SET VAR WROUTE.INCREMENTAL.FINAL FALSE ;
WROUTE NOCONFIG ;
SAVE DESIGN "routed" ;
#
OUTPUT DEF FILENAME "arbiter.def" ;
WROUTE (Warp Route) is the detailed router used in SE
v5.2. GROUTE/FROUTE was used in SE v5.0.
```

BR 6/00

19

