


Differential Logic

DCVSL – Differential Cascade Voltage Switch Logic




Both PDN networks are never conducting at same time

BR 6/00

1

An XOR gate



N1 tree = $AB + A'B'$


N2 tree = $A'B + AB'$

BR 6/00

2

We can reduce transistor count

Look for that path is of form $X(Y + Y')$




Can share the B' transistor

BR 6/00

3

We can reduce transistor count (cont.)

Look for that path is of form $X(Y + Y')$




Can share the B transistor

BR 6/00

4

We can reduce transistor count (cont.)

Look for that path is of form $X(Y + Y')$



Can share the B transistor

BR 6/00

5


Another Example

$$Q = ab + bc + ac$$

10 transistors

BC \ A	0	1
00	0	0
01	0	1
11	1	1
10	0	1

'0' Tree




BR 6/00

6

We Can Do Better


Remember that to share transistors between '0', '1' trees, we look for $X(Y+Y')$ structures. Build shared cubes first.



BR 6/00

7

We Can Do Better (cont.)




BR 6/00

8

We Can Do Better (cont.)

Add other cubes to complete.




BR 6/00

9

We Can Do Better (cont.)

Finished, 8 transistors.


Chu, Pulfrey
JSSC 12/86



BR 6/00

10

Another Example




$$F = A'B'C'D + AC + BC + CD$$

BR 6/00

11

Another Example (cont.)





BR 6/00

12

Another Example (cont.)

AB \ CD	00	01	11	10
00	1	0	0	0
01	0	0	0	0
11	1	1	1	1
10	0	1	1	1





BR 6/00

13

Another Example (cont.)


AB \ CD	00	01	11	10
00	1	0	0	0
01	0	0	0	0
11	1	1	1	1
10	0	1	1	1



BR 6/00

14


Another Example (cont.)



BR 6/00

15


Final Gate, 10 transistors



BR 6/00

16


Full Adder, Cout logic



BR 6/00

17

Full Adder, Sum logic



BR 6/00

18

DCVSL

- Reduces Ptree to a single transistor
- Requires dual rail inputs, increased routing.
- Produces dual rail outputs for other DCVSL gates.
- Produces a good Full Adder implementation, Xor implementation.