


### Pipelined DFF System (pulsed Latches) with Static CMOS




$$\text{Clock period} = T_{cq} + T_{cl} (\text{max})$$

if  $T_{su} (\text{negative}) > T_{skew}$

BR 6/00

1

### Pipelined Latch System with Static CMOS



$$\text{Clock Period} = 2 * T_{c2q} + T_{cl} (\text{max path})$$


If clock phase overlap, then:

$$T_{cl} (\text{min path}) > T_{skew} - T_{cq} - T_{su} \quad (\text{to avoid race thru})$$


BR 6/00

2

### Domino Logic + FF system



Assume falling edge triggered, pulsed latches





A poor match, we are wasting time doing precharge. If Domino block same evaluation time as Static block, then slower than Static CMOS. Precharge time adds to clock period.

BR 6/00

3

### Domino Logic + Latch system





Clock period =  $2 * T_{c2q} + T_{cl} (\text{max path})$ , same delay as static CMOS system. Notice that precharge time is hidden.

BR 6/00

4

### How can we improve this? Remove† Latches!!!



*Toverlap\_a* needs to be long enough for phi1 blocks to hand off results to phi2 blocks (phi2 blocks consume phi1 results) and also to hide skew.

Harris & Horowitz, "Skew-Tolerant CMOS Circuits", JSSC Nov 1997 BR 6/00

5

### Two Phase Overlapping Domino †










Fig. 3. Two-phase overlapping domino clocks.

$T_e$  = evaluation time,  $T_p$  = precharge time

"Static" refers to the static inverter (or logic) in Domino gate

Harris & Horowitz, "Skew-Tolerant CMOS Circuits", JSSC Nov 1997 BR 6/00

6



### Tskew\_max\_global

Use  $T_{skew\_local}$  in  $T_p$  equation,  $T_{skew\_max\_global}$  in  $T_p$  equation, solve for  $T_{skew\_max\_global}$ .

$$T_{skew\_max\_global} = (N-1)/N * T - Thold - T_{prech} - T_{skew\_local}$$




Fig. 8. Global skew tolerance (in FO4 inverter delays).

BR 6/00

13

### Time Borrowing

Excess overlap can be used for time borrowing




Fig. 9. Time borrowing.

BR 6/00

14

### Time Borrowing

$$T_{borrow} = T_{global\_skew\_max} - T_{global\_skew\_actual}$$





Fig. 10. Time borrowing availability (in FO4 inverter delays).

Assumes Actual Global Skew = 2, Local Skew = 1,  $T_p = 4$ , Thold = 0,  $T = 16$ . Again, more phases = more borrowing.

BR 6/00

15


### Two Phase Clock Generation



BR 6/00

16


### Four Phase Clock Generation



BR 6/00

17

### Four Phase Clock Generation (Simplified)



Local phase generators should serve a small enough area such that skew from wiring is load (radius < 2 mm).

BR 6/00

18

## Race-thru (Min-delay failure)

If overlap is too large, or delay through evaluation logic too small, can get a race-thru failure (see slides on Race-thru in overlapping clocks in earlier discussion).


Need at least one gate in each logic block.

Cannot have an input from one phase skipping a phase entirely (ie. an output from  $\phi_1$  cannot feed a  $\phi_3$  input).

BR 6/00

19

## Domino Interfaces




Simple Pulsed Latch

Can place weak cross-coupled inverters on output to support stop-clock operation.

BR 6/00

20

## Domino Interfaces



Transparent latch.

Can place weak cross-coupled inverters on output to support stop-clock operation.

BR 6/00

21




Fig. 16. ALU self-bypass path (textbook domino).




Fig. 17. ALU self-bypass path (skew-tolerant domino).

BR 6/00

22





Fig. 18. ALU performance simulation results.



BR 6/00

23



BR 6/00

24



### Other Comments on Pipeline ALU example

- Any net connections showing going from  $\phi 1$  to  $\phi 2$  (and vice versa) must have logic on it, even if it is a buffer, to prevent shortest path problems.
- ALU 2<sup>nd</sup> stage is  $\phi 1$  and it must drive the  $\phi 1$  logic blocks of the decode stage for bypass to work correctly (there is no intervening  $\phi 1$  logic)
- The registered output of the ALU is  $\phi 2$  logic, and it drives the  $\phi 2$  logic of the decode stage.