

















































## Other Comments on Pipeline ALU example

- Any net connections show going from \$\$\\$1\$ to \$\$\$2\$ (and vice versa) must have logic on it, even if it is a buffer, to prevent shortest path problems.
- ALU 2<sup>nd</sup> stage is \$\$1 and it must drive the \$\$1 logic blocks of the decode stage for bypass to work correctly (there is no intervening \$\$1 logic )
- The registered output of the ALU is  $\phi 2$  logic, and it drives the  $\phi 2$  logic of the decode stage.

BR 6/00

27