



		Iry	some ex	tremes	
pre=8	eval=8				
	Skewed, N	 =4			Large Weval,
	Eval time	Eval/stg	pre	clk per	Wpre, Wn.
Buffsize					High Skew
2	1471	134	257	1729	0
2.5	1438	131	264	1702	output $(2/.5 *$
3	1418	129	265	1683	Buffsize)
3.5	1416	129	267	1683	
4	1428	130	265	1693	
pre=1	eval=1				Min Weval,
	Skewed, N	l=1			Wpre, Wn.
	Eval time	Eval/stg	pre	clk per	1
Buffsize					High skew
2	1261	115	326	1587) output (2/.5 *
2.5	1328	120	355	1682	Buffsize)



		ŀ	Adjust S	kew	
Was us	ing a buff	fer sized a	us Wp/W	n = 4/1 (h	igh skew)
	l at chang e delay.	ing skew	in both d	irections t	o see if this would
Found	that Wp/	Wn = 3/1	gave min	nimum de	lay.
pre=2	eval=8				Weval = 8
	Skew 3/1,	1			
	Eval time	Eval/stg	pre	clk per	Wpre $= 2$,
Buffsize					Wn = 1
2	1232				Slightly high
2.5	1259	115	289	1548	skew output
					(3/1)
			BR 6/00		5

Ain. Delay was	s approxi	matel	v 1500 ps	S.		
-10% delay =			-		with no-	skew
utput, adjust fi	-					
alpai, adjust i						
			Pwr in uW		Tot. Pwr	%diff
Wpre=2, Weval=8	Clk Per.	%diff	Vdd	Clk		
Wn=1, Buff=3/1	1504		198	14	212	
Wpre=1, Weval=1						
Wn=1, Buff=2/1	1286	3.0%	135	3.6	138.6	-34.6%
Wpre=1, Weval=1						
Wn=1, Buff=1.5/1	1586	5.5%	124	3.5	127.5	-39.9%
Wpre=1, Weval=1						
Wn=1, Buff=1/1	1709	13.6%	113	3.5	116.5	-45.0%



















	· <u> </u>
	Times in ps
No Geo	Tplh
Inv 4/1, Pre=4*Lmin	461
Inv 4/1 Pre=4*Lmin, extra Pre tran	474
Inv 4/1, Pre=8*Lmin	500
Inv 2/1, Pre=8*Lmin	524
With Geo	
Inv 4/1, Pre=4*Lmin	447
BR 6/00	16

Observations

- Larger precharge transistors adds extra source diffusion capacitance, which offsets charge sharing
- High skew inverter speeds circuit, but lower input threshold makes it more susceptible to threshold sharing.
- Extra precharge transistor slows circuit because more internal node capacitance.
- GEO parameters reduced internal node capacitance so charge sharing not visible on output.

BR 6/00

17