


Register Files

- Register files on processors are simply small SRAMs
- Always multi-ported
 - Minimum of 2 read ports, 1 write port (fetch two operands, write one result)
- Superscalar, VLIW processors require register files with many ports
 - 4 instructions per clock requires 8 read ports, 4 write ports
- Because array size is small, only one Bitline needed, no sense amp.
 - Main concern on register file is SPEED.

BR 8/99

Multi-Ported Register File Design has Limits

- Area of the register file grows approximately with the square of the number of ports
 - Typically routing limited, each new port requires adding new routing in both X and Y direction




Multiported Register Files (cont)

- Read Access time of a register file grows approximately linearly with the number of ports
 - Internal Bit Cell loading becomes larger
 - Larger area of register file causes longer wire delays
- What is reasonable today in terms of number of ports?
 - Changes with technology, 15-20 ports is currently about the maximum (read ports + write ports)
 - Will support 5-7 execution units simultaneous operand accesses from register file

BR 8/99

Dynamic Memory Cell




BR 8/99

DRAM Comments

- Voltage swing on Bitline is small
 - Want Bitline capacitance as small as possible, Bit cell capacitance as large as possible to increase charge transfer
- Read is destructive – part of read cycle is used to restore level inside of bit cell capacitor
- Capacitor leaks, must be refreshed periodically
- Noise sources in DRAM are word line to bit line coupling, bit line to bit line coupling

BR 8/99

DRAM Layout†




Actual size for 256 Mb DRAM cell in 0.22 μm reported as
0.484 μm x 0.968 μm (2.2F x 4.4F)

†Okuda, "A Four-level Storage 4GB DRAM", IJSCS Vol 32, No11, Nov 1997

BR 8/99


Open Bitline Architecture



EQ raised, and L_D , L_D' also raised to precharge bitlines and dummy bit cells to $V_{dd}/2$. During read, if cell from left hand side is read (raise WL_1), then dummy word line on right cell is raised. Raising a word line couples noise into bitline, want same noise injected on both lines (only the same if both signals are matched, and bitlines are matched).

BR 8/99

Folded Bitline Architecture -- more noise suppression



Cell is connected to BL or BL' on every other column. WL_D , WL_D' are dummy bit lines. Assume WL_A is driven. Then WL_D is driven; if WL_B is driven, then WL_D' is driven.


BR 8/99

Folded Bit lines – more noise suppression

- normal word lines (WL_A , WL_B , etc) and dummy word lines (WL_D , $WL_{D'}$) cross both bitlines
 - Even if signal characteristics of both word lines differ substantially, same coupling noise from both is coupled into both bitlines, which appears as common mode to SA, which rejects it.
 - bitlines more closely matched since they run side-by-side
- However, bitlines in folded architecture are somewhat longer than non-folded bitlines, so bit line capacitance is higher, reducing charge transfer from cell.


BR 8/99

Bit Line to Bit Line Coupling



BR 8/99

Transposed Bit lines



Does not reduce noise coupling, but couples same noise into both bitlines so appears as common node noise and is rejected.

BR 8/99

Capacitor Design

- To achieve density for Mb, Gb DRAMs, capacitors had to go 3D
- CUB – Capacitor under Bitline
 - Trench capacitor, sidewall of trench used to form capacitor plate
 - Used up to 16Mb DRAM
- COB – Capacitor Over Bitline – stacked capacitor
 - Used in 64Mb+ DRAMs
 - Forms a 3D cylindrical capacitor in which both inside and outside surfaces can be used
 - Memory cell array at a different (higher) height than surrounding surfaces, can cause metallization problems.

BR 8/99


Multi-level DRAM Cells

- Multi-level DRAM cell are being investigated for 4 Gb DRAMs
- 4 states: 00, 01, 10, 11
- Multi-level SRAM cells have already been demonstrated for Flash RAM


TABLE I
FOUR-LEVEL STORAGE

	Data	Storage	Reference	Signal
4-Level Storage	11	V_{cc}	$5/6 V_{cc}$	$1/6 V_{cc}$ ↓
	10	$2/3 V_{cc}$	$3/6 V_{cc}$	
	01	$1/3 V_{cc}$	$1/6 V_{cc}$	
	00	0 (GND)		
2-Level Storage	1	V_{cc}	$1/2 V_{cc}$ ↓	$1/2 V_{cc}$ ↓
	0	0 (GND)		

BR 8/99



(a)



(b)

Read of '10'

- a. 4 line segments: BI-A, Ref-A (msb), BI-B, Ref-B (lsb). BI-A coupled to Ref-B by Cc, BI-B coupled to Ref-A by Cc. Define Vs as max voltage on bitlines. Coupling capacitor Cc designed to transfer 1/3 of swing to attached lines.
- b. Transfer transistors can join segments BI-A, BI-B and segments Ref-A, Ref-B.
- c. Ref-A used for MSB sensing, Ref-B used for LSB sensing.
- d. Initial Conditions: Transfer transistors on, all segments precharged to 1/2Vs, cell contains 2/3 Vs
- e. Word line asserted, BI-A, BI-B settle at about 2/3 Vs (a little under, $C_s \gg C_b$). Via Cc, Ref-B raises by about 1/9Vs from 1/2Vs to 5.5/9Vs
- f. Turn off Transfer transistors to isolate segments. MSB SA compares BI-A (2/3Vs) to Ref-A (1/2Vs), senses a '1'. BI-A driven to Vcc, Ref-A driven to '0' by SA.
- g. Via Cc, BI-B drops from 2/3Vs to about 1/2Vs, while Ref-B raises another 1/9Vs to 6.5/9Vs.
- h. LSB Sense amp compares BI-B (1/2Vs) to Ref-B (6.5/9Vs) and senses a '0'. BI-B driven to '0', Ref-B driven to '1'.
- i. Turn on transfer transistors to join segments. Cap ratio of segments is 2 to 1, so BI-A at Vs and BI-B at 0v with 2/1 ratio (BI-A twice cap of BI-B) gives original cell value of 2/3 Vs for cell restore.

BR 8/99

Read of '11'

- a. 4 line segments: BI-A, Ref-A (msb), BI-B, Ref-B (lsb). BI-A coupled to Ref-B by Cc, BI-B coupled to Ref-A by Cc. Define Vs as max voltage on bitlines. Coupling capacitor Cc designed to transfer 1/3 of swing to attached lines.
- b. Transfer transistors can join segments BI-A, BI-B and segments Ref-A, Ref-B.
- c. Ref-A used for MSB sensing, Ref-B used for LSB sensing.
- d. Initial Conditions: Transfer transistors on, all segments precharged to 1/2Vs, cell contains Vs
- e. Word line asserted, BI-A, BI-B settle at about Vs (a little under, $C_s \gg C_b$). Via Cc, Ref-B raises by about 1/6Vs from 1/2Vs to 2/3Vs
- f. Turn off Transfer transistors to isolate segments. MSB SA compares BI-A (1.0Vs) to Ref-A (1/2Vs), senses a '1'. BI-A driven to Vcc, Ref-A driven to '0' by SA.
- g. Via Cc, BI-B drops from 1.0Vs to about 5/6Vs, while Ref-B remains stable at 2/3Vs since BI-A bitline was already at 1.0Vs.
- h. LSB Sense amp compares BI-B (5/6Vs) to Ref-B (2/3Vs) and senses a '1'. BI-B driven to '1', Ref-B driven to '0'.
- i. Turn on transfer transistors to join segments. **Both BI-A and BI-B are at Vs, which is original cell value for restore operation.**

BR 8/99

Multiplexed Address bus (Row, Column). RAS# (Row Address Strobe), CAS#(Column Address Strobe) used to latch in address.

[illegible]

BR 8/99

Comments on Timings

- Typical times are $T_{ras} = 60$ ns (RAS pulse width), $T_{rc} = 100$ ns
 - Extra time on Read cycle (RAS high) is needed to recharge bitlines
- Block mode transfers (Page mode transfers) read bits from same row
 - Only change column address
 - Time to first bit on row = 50ns, time to successive bits = 25 ns (we have access to all bits on this row, just need to mux them out).

BR 8/99


Architectural Issues in DRAMs

- Need to support block transfers efficiently since DRAM used as main memory and reads/writes due to cache fills
- Add a clock to DRAM interface (SDRAM, DDR-SDRAM) to support burst mode operations for cache fills
 - Pentium burst mode is 2-1-1-1 (two clocks for first data, 1 clock for each successive data, address only provided for first data, internal counter on RAM used for address generation).
 - Pentium Pipelined burst mode is:
2-1-1-1; 1*-1-1-1; 1*-1-1-1;
Successive cycles pick up where the last cycle left off.

BR 8/99

SDRAM - different CAS Latencies for burst operation


Burst Read Operation (Burst Length = 4, CAS latency = 1, 2, 3)



BR 8/99

Double Data Rate SDRAM (DDR-DRAM)

Differential Clocks



Two clock
latency

Data transferred on
each clock crossing

BR 8/99

Timing – SDRAM, DDR-SDRAM

- Clock Frequency – 133 Mhz, 100 Mhz
- Two clock latency to first data (20 ns for 100 Mhz clock)
 - SDRAM - 10 ns per location afterwards. For byte-wide, 100 MB/sec transfer rate. 400 MB/sec on 32-bit bus
 - DDR-SDRAM - 5 ns per location afterwards. For byte-wide, 200 MB/sec transfer rate. On 32-bit bus, 800 MB/sec transfer rate.

BR 8/99

Rambus DRAM (RDRAM)

- DRAM with a high speed interface
- 400 Mhz differential clock, data transferred on each edge
- Reduced swing signaling about a reference voltage
 - Termination voltage is 1.5 V
 - Reference Voltage is 1.0 V
 - Signals swing +/- 200 mv about reference voltage
 - All traces are transmission lines

BR 8/99

Bandwidth



- External bus is 18 bits wide (2 bytes + 2 parity bits)
- External clock cycle is 400 Mhz, but data is clocked on each edge
 - Actually, external clock is a differential pair and data is sampled at each crossing
- Total Bandwidth is 1.6 GBytes/s
 - $2 \text{ bytes} * 400 \text{ Mhz} * 2 \text{ edges} \Rightarrow 1.6 \text{ Gbytes}$
 - Initial configurations are 4 M x 18 (72 Mbits)

BR 8/99

Maximum Bandwidth

- Note that maximum bandwidth with one RDRAM controller is 1.6GB/s.
 - Only one RDRAM chip can be active at a time on RDRAM bus.
 - More RDRAM chips increase capacity, not bandwidth.
 - With normal DRAM and SDRAM, can increase bandwidth by just adding more DRAM chips in parallel from same DRAM controller
 - To double the bandwidth, would need two separate RDRAM controllers

BR 8/99



Deep Pipelining => High Latency

IEEE Micro Nov/Dec 1997




Figure 7. Direct RDRAM interleaved memory transactions at full-memory bandwidth (16 bytes/10 ns).

16 bytes transferred because 4 clocks * 2 edges * 2 bytes/transfer
(external bus is 16 or 18 bits wide). 20 clock latency, 20 ns from
column address)

BR 8/99

Addressing

- 3-Bit Row bus used to give commands to RDRAM
- ROW Activate command used for read
 - 4 clocks transfers 8 groups of 3 bits over Row bus due to dual edge clocking (24 bits total)
 - 24 bits in Row Activate command split between device address (6 bits), bank select (4 bits), row select (9 bits), and reserved bits
- There are no chip select lines, internal register holds device address
 - All chips monitor bus - if bus device address matches internal id, then chip is selected.

BR 8/99

Row Activate Command






Figure 3. Direct RDRAM system.


18 bit wide external data bus which expands into 128 bit wide datapath internal to chip

One Bank DRAM



BR 8/99

Multi-Bank DRAM



Number of banks required to hide all row latency and precharge time depends on ratio of latency+precharge to column access time.

BR 8/99




Fig. 10. One-bank system bandwidth calculation.

“High-Speed Dram Architecture Development”, H. Ikeda and H. Inukai, IJSSC VOL 34, No 5, May 1999.

BR 8/99





Fig. 11. Multibank system bandwidth calculations.

“High-Speed Dram Architecture Development”, H. Ikeda and H. Inukai, IJSSC VOL 34, No 5, May 1999.

BR 8/99

Past Multi-bank



BR 8/99

Architectural Issues in SRAMs

- Clock pin added to SRAMs to get Synchronous SRAMs for burst mode/pipelined burst capability
 - DDR-SRAMs available (clk = 300 Mhz)
 - Flowthru mode on SSRAMS to allow output in same clock as address to minimize latency
- Dual-port, Multi-port SRAMs are a big market
 - Multiprocessor systems
 - Telecommunications (networking hardware)
 - Any application with different speeds on 2 ports

BR 8/99

Dual Port SRAMS

- Separate left/right ports
- Independent read/write operation of each port for accesses to different locations or simultaneous read access to same location
- Asynchronous Dual Port
 - Need asynchronous arbitration circuit to determine 'winning' port in case of simultaneous write to same location – block losing port
- Synchronous Dual Port – simultaneous write to same location is undefined operation (results not guaranteed).