


Should add buffering to Provide drive




Unfortunately, power consumption will be a problem here because input to inverter will be at $V_{dd} - V_t$. This will mean the PMOS is not fully turned off. This problem gets worse the as you get deeper into submicron technologies.

BR 6/00

3

Use Transmission Gates




Another solution is for the process to provide pass transistors that have a lower than normal threshold (but then it gets hard to turn them off...).

BR 6/00

4

How to provide S, and NOT(S)?

When connecting 2/1 mux logic together to form larger gates, need both S, not(S). Can either add another inverter (slow), or duplicate logic to provide not(S).




Transistor count has increased!!!! 12 tran. for 2/1 mux

BR 6/00

5


Can we get rid of transmission gates?



BR 6/00

6


Can we get rid of transmission gates?



BR 6/00

7

Getting rid of Complementary Gate



Must be careful to size PMOS weak enough to be overdriven by input. Performance degrades in submicron technologies.

BR 6/00

8


Summary of Pass Transistor Logic

- Works well for mux logic
- Best choice is CPL with level restoring PMOS pullups
 - Can get rid of level restoring PMOS pullups with special 'low threshold' pass transistors. Requires support at process level.
- Layout can be difficult for pass transistors
- CPL dual rail requirements doubles routing requirements, and the area of most current designs are already more wiring limited than transistor limited.

BR 6/00

9

Sizing of Pass Transistors




Increasing W/L will decrease R, but will increase Source/Drain Cap

$$\begin{aligned}\text{Delay} &= R_{\text{pass}} * (C_{\text{pass}} + C_{\text{load}}) \\ &= R_{\text{pass}} * C_{\text{pass}} + R_{\text{pass}} * C_{\text{load}}\end{aligned}$$

BR 6/00

10

Sizing of Pass Transistors



$$\text{Delay} = R_{\text{pass}} * (C_{\text{pass}} + C_{\text{load}})$$

$$\neq R_{\text{pass}} * C_{\text{pass}} + R_{\text{pass}} * C_{\text{load}}$$

Constant with increasing W.


Decreasing with increasing W.

If $C_{\text{pass}} \ll C_{\text{load}}$, then get overall speed increase from increasing W. If $C_{\text{pass}} > C_{\text{load}}$, then little benefit from increasing W


BR 6/00

11

Example



Larger than minimum size will result in higher speed.




How do we size these transistors???

BR 6/00


12

Elmore Delay




$$\text{delay} = R * C$$

First order approximation



$$\text{delay} = R1 * (C1 + C2) + R2 * C2$$




$$\text{delay} = R1 * (C1 + C2 + C3) + R2 * (C2 + C3) + R3 * C3$$

etc....


BR 6/00

13

Elmore Delay (cont)



$$\text{delay (approx)} = \sum Ri \sum Ci \quad (i = 1 \text{ to } N).$$



Progressive sizing works well.

BR 6/00

14

Manchester Carry Chain (Pass transistor chain)

See. Figure 7.11 in Rabaey Textbook, pg 394

$$\text{Sum} = A \text{ xor } B \text{ xor } C_i$$

$$\text{Cout} = (A \text{ and } B) \text{ or } (B \text{ and } C_i) \text{ or } (A \text{ and } C_i)$$

Define Generate, Propagate signals:

Generate true if FA block generates a carry.

$$G_i = A \text{ and } B$$

Propagate true if FA block propagates a carry

$$P = A \text{ or } B$$

$$\text{Sum} = P \text{ xor } C_i$$

$$\text{Cout} = G + (P \text{ and } C_i) \quad \text{Carry chain is critical path.}$$

BR 6/00

15