Routing

- Automatic Place/Route of systems blocks is integral design of modern VLSI devices
 - ⇒Cell Libraries and macro blocks need to be designed with system level routing issues in mind
- Typically, design macro blocks to use as few routing layers as possible so that higher level routing can go completely over-the-top of the block for inter-block routing.

⇒Not unusual for a macro block to only use local interconnect (silicided poly) and MET1; this reserves MET2 and higher for inter-block routing.

1



Routing

- Routers typically prefer that the pins of cells lie on some grid for routing efficiency purposes
 - ⇒Routers can usually route to off grid pins but requires more execution time and memory.
- Grids are defined for each routing layer
 ⇒Grid spacing should be at least line-on-via, and is usually via-on-via
- A HVH routing styles means that there are three layers; with the first layer running horizontally, 2nd vertically, 3rd horizontally (M1 H, M2 V, M3 H)

3















A Routing Comparison

For the GCMOS library (100 lambda) and RadTolerant library(150 lambda), did a P&R for a 1932 cell design
⇒GCMOS area : 1591 x 813 u = 1293483 u**2
⇒RadTol area: 1716 x 938 = 1609608 u**2
⇒ Area Ratio of 1.2 (RadTol/ GCMOS) – routing limited
⇒ Cell Height Ratio RadTol/GCMOS = 1.5
For a smaller design (325 cells), the area was:
⇒GCMOS: 619 x 385 = 238315
⇒RadTol: 806 x 464 = 373984
⇒Ratio of 1.6 (RadTol/GCMOS) – cell area limited

11





















- Grab cds.lib, display.drf from 'misc links' off WWW page.
- 'swsetup cadence' to place tools on path
- Make a temp directory, change into it, and execute:
 ⇒ % icfb &
 - \Rightarrow The 'Help' button on the menu will access the online help
 - \Rightarrow Use the 'Go -> Main Menu' to get to list of all documents
 - \Rightarrow Choose 'IC tools'
 - \rightarrow Layout Design -> Cell Design Tutorial (manual layout tutorial) \rightarrow Place and Route -> Silicon Ensemble Tutorial (Stdcell)

21

 \rightarrow Layout Design -> Virtuso Layout Synthesizer Tutorial











