# CMOS Technology Scaling

- See page 146-149 of Rabaey text
- Full Scaling Vdd scaled by S, Dimensions by S
- General Scaling Vdd scaled by U, Dimensions by S
- Fixed-Voltage Scaling only Dimensions by S
- Overall Capacitance scales by 1/S, all scaling models
- Delay by 1/S (short channel devices, all scaling models)

BR 6/00

# Long Channel Scaling, Delay

Drain Current, MOS transistor, in Saturation, Long Channel

 $I_{DSAT} = K'_n/2 * W/L * (V_{GS} - V_T)^2 (1 + \lambda * V_{DS}) pg. 45$ 

Recall that  $K'_n = \mu_n \operatorname{Cox} \,$ , so will scale by S because Cox increases with decreasing thickness. If  $K'_n$  scales by S, then so will  $I_D$ .

 $C_L$  is gate capacitance = Cox \* W \*L Scales by 1/S because both W, L scale by 1/S but Cox scales by S (Cox increases with decreasing thickness).

Intrinsic Delay =  $C_L * V / I_D$ ; so will scale by  $1/S^2$  !!

2

### Short Channel, Velocity Saturation

The velocity of carriers in the channel can be expressed as:

$$v_n = -\mu_n E(x) = \mu_n dV/dx \qquad pg 44.$$

 $\mu_n$  is the electron mobility. Simply put, the stronger the electric field across the channel, the higher the velocity (and faster the device).

There is a limit though. When E(x) reaches a critical value Esat, the velocity of the carriers saturate (Figure 2.28, pg 53, textbook).

For p-type silicon (NMOS transistor),  $Esat = 1.5V \mu m$ 

Easily reached with channel lengths  $< 1.0 \ \mu m$ .

BR 6/00

# Short Channel I<sub>DSAT</sub> Equation

A new equation for IDSAT

 $IDSAT = v_{SAT} C_{ox} W (V_{GS} - V_{DSAT} - V_T) pg 54.$ 

 $V_{\text{DSAT}}$  is drain-source voltage when velocity saturation occurs.

Saturation current now has linear dependence on  $V_{GS}$  (instead of squared). Reducing the operating voltage does not have as much effect on short-channel devices as in long-channel devices.

 $I_{DSAT}$  is independent on L.  $I_{DSAT}$  scaling is constant for constant voltage scaling since  $C_{ox}$  scales by 1/S and W by S.

BR 6/00

4

### Short Channel Scaling, Delay

Intrinsic Delay =  $C_{L} * V / I_{D}$ 

 $C_L$  scales by 1/S,  $I_D$  will be constant for constant voltage scaling, so delay only scales by 1/S.

Another problem is that electron mobility degrades with short channel devices as well (see Fig 2.28, pg 53). This will also decrease the delay scaling for short channel devices.

BR 6/00







Sheet I	Resistance (Leda 0.25U)						
	Sheet Res (ohms/sq)						
N+	4.9						
P+	3.5						
Poly	4.2 (silicided to reduce resistance)						
Metal Layers	0.07						
	y: 2.65 e-8 Ohm-meters 1.67 e-8 Ohm-meters						
Resistivity of Aluminum about 60% higher than copper. Copper interconnect preferred – more expensive fabrication							
	BR 6/00	9					



		M1	M2	M3	M4	M5
Sub	113	37	18	13	9	8
poly		53	16	10	7	6
m1			35	15	9	7
m2				39	16	10
m3					44	16
m4						39

	M1	M2	M3	M4	M5
Sub	21	60	56	40	25
ooly	70	39	30	25	22
n1		62	36	28	24
m2			61	38	30
m3				55	39
m4					62
				its = af /µ on Lengt	um th of wire

BR 6/00





# Clock Evolution in Alpha Microprocessor

Alpha 21064 (0.75u to 0.25u), clock from 150 Mhz to 275Mhz.

One large clock driver, 3.5nF load, about 160ps skew across chip (clock skew 4.4% of 200 Mhz clock cycle)

Alpha 21164 (0.5u) – clock from 300 Mhz to 366 Mhz. Multiple clock buffering via tree, but still only 1 clock. Clock buffering reduced skew to 80 ps. Clock skew now 3% of clock design due to new clock design.

Alpha 21264 (0.35u) – clock up to 600 Mhz. Used local clocking to save power, max skew was 72ps. Clock Skew is now 4.3% of clock period.

IJSSC May '98 "High-performance Microprocessor Design BR 6/00



Year Technology Node	1999 180 nm	2000	2001	2002 130 nm	2003	2004	2005 100 nn
ower Supply Voltage (V)							•
inimum logic V <sub>dd</sub> (V)—maximum or maximum performance)	1.8	1.8	1.5	1.5	1.5	1.2	1.2
inimum logic V <sub>dd</sub> (V)—minimum rr lowest power))	1.5	1.5	1.2	1.2	1.2	0.9	0.9
aximum Power							
igh-performance with heatsink (W)	90	100	115	130	140	150	160
attery (W)—(hand-held)	1.4	1.6	1.7	2.0	2.1	2.3	2.4
nr lowest power)) aximum Power igh-performance with heatsink (W)							

Vdd - The Future (cont)								
Table 6b Power Supply and Power Dis	sipation-	–Long Te	rm Years					
Year Technology Node	2008 70 nm	2011 50 nm	2014 35 nm					
Power Supply Voltage (V)								
Minimum logic V <sub>dd</sub> (V)—maximum (for maximum performance)	0.9	0.6	0.60					
Minimum logic V <sub>dd</sub> (V)—minimum (for lowest power))	0.6	0.5	0.30					
Maximum Power								
High-performance with heatsink (W)	170	174	183					
Battery (W)—(hand-held)	2.0	2.2	2.4					

# Design – The Future

Scaling means more transistors.....

Table 14a Design Technology Requirements-Near Term

	_		-				
Year Technology Node	1999 180 nm	2000	2001	2002 130 nm	2003	2004	2005 100 nm
MPU new design cycle (months)	36	36	36	32	32	32	30
MPU transistors per designer-month (300-person team) (thousand)	2	3	4	7	10	15	20
ASIC new design cycle (months)	12	12	12	12	12	12	12
ASIC transistors per designer-month (50-person team) (million)	0.3	0.4	0.5	0.7	1.0	1.3	1.8
Portion of verification by formal methods	15%	15%	15%	20%	20%	20%	30%
Portion of test covered by BIST	20%	20%	20%	30%	30%	30%	40%

Requirements on designers (Sematech 1999 Roadmap).

Designers need to use more transistors in same time to keep up with increasing transistors, but design challenges grow (i.e, local clock synchronization, clock skew budgets).

BR 6/00