### Optimizing Delay

- Optimizing delay can be broken into two categories - Gate Size selection
  - Transistor sizing
- Gate size selection is done in a standard cell design approach in which you have a library that offers multiple drive strength cells and pick the cells sizes that give the highest speed for a design
  - Current synthesis tools do a good job
- Transistor sizing is done in a custom design in which you size individual transistors during the design process to optimize delay
  - quality depends on individual designer
  - some synthesis help available
  - simulation iteration a tempting option but can be time consuming

1

BR 6/00

<section-header><section-header><list-item><list-item><list-item><list-item><section-header><list-item><list-item><list-item><list-item>











Gate Delay Model

Delay will always be normalized to dimensionless units to isolate effects of fabrication process

$$d_{abs} = d * \tau$$

Where  $\tau$  is the delay of a minimum sized inverter driving an identical inverter with no gate delay.

Delay of a logic gate is composed of the delay due to *parasitic* delay p (no load delay) and the delay due to load (*effort delay* or *stage effort f*)

d = f + p

BR 6/00

## Logical effort, Electrical Effort

The *stage effort f* (delay due to load) can be expressed as a product of two terms:

f = g \* h

*g* captures properties of the logic gate and is called the *logical effort*.

*h* captures properties of the load and is called the *electrical effort*.

On the surface, this does not look different from the model discussed earlier:

Gate delay = no-load delay + K \* Cload

Where K represented the pullup/pulldown strength of the PMOS/NMOS tree.  $$_{\rm BR\,6/00}$$ 

9



















#### Path Effort F

Path effort F is:

F = path logic effort \* path branch effort \* path electrical effort = G \* B \* H

Path branch effort and path electrical effort is related to the electrical effort of each stage:

 $B * H = Cout/Cin * \Pi b(i) = \Pi h(i)$ 

*Our goal is choose the transistor sizes that effect each stage effort h*(*i*) *in order to minimize the path delay!!!!!!!* 

BR 6/00

19

20

# Minimizing Path Delay

The absolute delay will have the parasitic delays of each stage summed together.

However, can *focus on just Path effort F* for minimization purposes since parasitic delays are constant.

For an N-stage network, the path delay is least when each stage in the path bears the same stage effort.

 $f(min) = g(i) * h(i) = F^{1/N}$ 

Minimum achievable path delay

 $D(min) = N * F^{1/N} + P$ 

Note that if N=1, then d = f + p, the original single gate equation.

BR 6/00

10

#### **Choosing Transistor Sizes**

Remember that the stage effort h(i) is related to transistor sizes.

 $f(min) = g(i) * h(i) = F^{1/N}$ 

So

h(i) min =  $F^{1/N} / g(i)$ 

To size transistors, start at end of path, and compute:

Cin(i) = gi \* Cout(i) / f(min)

Once Cin(i) is know, can distribute this among transistors of that stage.

BR 6/00

21

 $\begin{array}{l} \begin{array}{l} Cin = C & An \ Example \\ \hline Cin = ?? & Cin = ?? \\ \hline Cout = C \\ \hline Cut = C \\ \hline Cu$ 





















