


## Improving Average Delay†

A question: Should the DC switching point of a static CMOS gate always be set at  $V_{dd}/2$ ? Recall the DC switching characteristic of a static Inverter



BR 6/00

Harris '97 Notes

1

## Minimum Average Delay (cont)

$$\text{Average delay} = (T_{plh} + T_{phl})/2$$

Recall RC model time model:

$$T_p = T_{nload} + K * C_{load}$$

where  $K$  is inversely proportional to channel width (represents channel resistance).

We can ignore  $T_{nload}$  for this analysis.

$$T_{phl} \text{ (falling delay) proportional to } 1/f(1 + \beta)$$


$$T_{plh} \text{ (rising delay) proportional to } k/\beta * f(1 + \beta)$$

where ' $k = B$ ' for the case of  $T_{plh} = T_{phl}$ . ' $k$ ' accounts for differences in P/N mobility.

BR 6/00

4

## Gate Sizes and Skew



Use skewed gates when trying to speed up a particular output transition along a critical path.

BR 6/00

2

## Minimum Average Delay (cont)

$$\text{Average delay} = (T_{plh} + T_{phl})/2$$


$$= (k/\beta * f(1 + \beta) + f(1 + \beta))/2$$

$$= f(1 + \beta)(k/\beta + 1)/2$$

To find best value for  $\beta$ , take derivative and set to 0:

$$d \text{ delay} / d \beta = f/2 (1 - k/\beta^2) = 0$$

$$\beta = \text{sq\_root}(k) !!!$$



Minimum average delay


Trades off some  $T_{plh}$  time for overall decreased loading. Saves power as well!

BR 6/00

5

## Minimum Average Delay


What should the skew be to minimize average delay in a string of inverters driving a load?



BR 6/00

3

## Minimum Average Delay




These gates sized for minimum average delay.

BR 6/00

6

## Topology Selection

Which is better? We have seen that logical effort may be able to help us make this choice, but usually simulation is needed. Right choice is technology dependent!!!!




BR 6/00

7

## Stack Tapering


Increasing width of transistors near rail can improve delay. Benefits at sub-micron geometries are somewhat marginal.



10

## Critical Inputs

In general, late arriving inputs should drive inputs that are close to the output, early arriving inputs should drive inputs that are close to the rail. For example – in a full adder cell, carry input should be close to output (pg 391, Rabaey).



BR 6/00

8

## Summary of Static CMOS Features

- Very robust – i.e., “almost idiotproof” (Harris quote!)
- Very low DC leakage (nearly zero)
- Low AC power
- Scales well to low voltage
- Handled well by synthesis tools and simulators
- Well understood

Should be the default case for logic implementation unless special needs dictate some other family.


BR 6/00

11

## If Arrival times are unknown....

If arrival times are unknown, and you need to fold the transistors anyway, can use the following trick:

FIGURE 11. Twisting stacks for average delay



BR 6/00

9