

$$\text{static power} = V_{dd} * I_{avg}(\text{clk} = 0) = 2.5 * 325 \text{ ma} = .81 \text{ W}$$



$$\text{static power} = V_{dd} * I_{avg}(\text{clk} = 0) = 2.5 * 325 \text{ ma} = .81 \text{ W}$$

$$\text{dynamic power} = V_{dd} \cdot I_{avg}(\text{clk}=300 \text{ Mhz}) - \text{static power}$$

$$= 2.5 * 2.16A - .81 W = 4.6 W$$


$$\text{Dynamic Cap} = 4.6\text{W} / (300\text{ Mhz} * 2.5\text{V} * 2.5\text{V}) = 2.45\text{ nF}$$

internal node at $V_{dd}-V_t$, static power dissipation problems because transistors not fully turned off. Especially bad at deep submicron.



BR 6/00

Figure 1 shows a 2-to-1 multiplexer circuit and its truth table. The truth table has inputs A and B, and outputs C and C'. The circuit diagram shows a 2-to-1 multiplexer with inputs A and B, and outputs C and C'. The circuit is composed of PMOS and NMOS transistors. The PMOS network consists of two parallel branches: one with PMOS transistors A and B in series, and another with PMOS transistors A' and B' in series. The NMOS network consists of two parallel branches: one with NMOS transistors A and B' in series, and another with NMOS transistors A' and B in series. The output C is connected to the PMOS network and the NMOS network. The output C' is connected to the PMOS network and the NMOS network. The circuit is labeled '1 tree' and '0 tree'.



8 transistors

BR 6/00

2

Prob 4

Long channel fixed voltage delay scaling = $1/S^2$

Short channel fixed voltage delay scaling = $1/S$

In short channel devices, a combination of velocity saturation and mobility degradation (see Figure 2.28, page 53 of textbook) limits performance increases in deep submicron.

Prob 5

$$K = (100 - 70) / (3 - 1) = 30/2 = 15$$

$$\text{delay} = \text{noload} + k * L$$

$$15 = (70 - \text{noload}) / (1 - 0); \text{noload} = 70 - 15 = 55 \text{ ps}$$
$$\text{for } L = 5, \text{ delay} = 55 + 15 * 5 = 55 + 75 = 130 \text{ ps.}$$


BR 6/00

3


Prob 6

Only a single '1' to '0' transition is disallowed. All other transitions are valid (single 0 to 1, steady '0', steady '1')

Prob 7



DUT size will increase loading on 1X inverter, causing input slope to decrease, causing noload delay to INCREASE.



infinite drive strength of supply will keep input slope constant independent of DUT size, so no load delay will remain constant.

BR 6/00

4

Prob 8

Use 3/1 inverter (high skew inverter) for domino logic inverter because this will optimize TPLH which is the only transition that can occur during evaluation.

Use 1.4/1 inverter for low power since this will have the smallest capacitance value of the three inverters.

Prob 9


Use all 1X sizes for first step.

For second step, when driving gate becomes current gate, keep gate size found in the first iteration, so initial gate size of S0 will be 3X.

BR 6/00

5


Prob 10



BR 6/00

6

Prob 11



$$H = (32 * 4) / (3 * 3) = 14.2$$

$$G = g_{g0} * g_{s0} * g_{s1} = 1 * 1 * 1.3 = 1.3$$

B = 1 (ignore branching effort first iteration)

$$F = B * G * H = 18.4$$

$$\text{optimum stage effort} = (F)^{1/3} = (18.4)^{1/3} \approx 2.64$$

7

Prob 11 (cont)

$$\begin{aligned} S1 \text{ size} &= (\text{beff}_{s1}=1) * (g_{s1}=1.3) * (C_{32x} = 32*4) / F_{opt} \\ &= 1 * 1.3 * 128 / 2.64 = 63 \end{aligned}$$

$$\begin{aligned} S0 \text{ size} &= (\text{beff}_{s0}=1) * (g_{s0} = 1) * (C_{s2} = 63) / F_{opt} \\ &= 1 * 1 * 63 / 2.64 = 23.9 \end{aligned}$$

2nd iteration – compute branch efforts

$$\text{beff}_{s1} = 1$$

$$\text{beff}_{s0} = (2*3 + 3*4 + S1_size) / S1_size = (6+12+63)/63 = 1.3$$

$$\text{beff}_{g0} = (2*4 + 3*3 + S0_size) / S0_size = (8 + 9 + 23.9) / 23.9 = 1.7$$

$$B = \text{beff}_{s1} * \text{beff}_{s0} * \text{beff}_{g0} = 1 * 1.3 * 1.7 = 2.2$$

$$F = B * G * H = 2.2 * 1.3 * 14.2 = 40.6$$

$$\text{opt stage effort} = (40.6)^{1/3} = 3.4$$

$$\begin{aligned} \text{S1 size} &= (\text{beff}_{s1}=1) * (\text{g}_{s1}=1.3) * (\text{C}_{32x} = 32*4) / \text{Fopt} \\ &= 1 * 1.3 * 128 / 3.4 = 48.9 \end{aligned}$$

$$\begin{aligned} \text{S0 size} &= (\text{beff}_{s0}=1.3) * (\text{g}_{s0} = 1) * (\text{C}_{s2} = 48.9) / \text{Fopt} \\ &= 1.3 * 1 * 48.9 / 3.4 = 18.7 \end{aligned}$$

$$\text{gate sizes } S1 = 48.9 / 4 = 12.2 = 12 \text{ X}$$

$$S0 = 18.7 / 3 = 6.2 = 6 \text{ X}$$