## ECE/CS 3724 - Microprocessors

- All class-related material is at: http://www.ece.msstate.edu/~reese/ece3724
- Most of the course lecture notes are linked to WWW page -- print them out before class and bring them to lecture
- Be sure to read the class Policy/Syllabus, and follow the link to the ECE 3724 LAB page
- · Lots of material in this class don't fall behind!

V 0.1

## Approaches to Digital System Design

- In Digital Devices, you learned how to create a logic network (Flip-flops + combinational gates) to solve a problem
  - The logic network was SPECIFIC to the problem. To solve a different problem, needed a different logic network
- Another approach is to design a logic network that can used to solve many different problems
  - This general purpose logic network might not be as efficient (speed, cost) as a special purpose logic network, but hopefully can be used to solve multiple problems!


V 0.1

## A Computer!!

- A Computer is a digital system whose operation can be specified via a Program.
  - Changing the program changes the computer behavior! (solves a different problem!!!).
- A Program is simply a sequence of binary codes that represent instructions for the computer. The Program is stored in a Memory.
- External inputs to the Computer can also alter the behavior the computer. The computer will have Outputs that can be set/reset via program instructions.
  - These external inputs/output are know as the I/O section of the computer, 0.1

## Components of any Computer System

- Control logic that controls fetching/execution of instructions
- Memory area where instructions/data are stored
- Input/Output external interaction with computer



#### **Problem Definition**

Build a Digital System based upon your Student ID number (SID).

The Digital System will have one external input called ODD.


If ODD is true, then the system will reset to display the LEFTMOST odd digit in your SID, and then the output will sequence over the odd digits in your SID, skipping over the even digits.


If ODD is false, then the system will reset to display the LEFTMOST even digit in your SID, and then the output will sequence over the even digits in your SID, skipping over the odd digits.


V 0.1 5


#### Two Approaches for Solving this Problem Finite State Machine ombinationa Will only work for one SID sequence k-bit sent Stat Next State Value Value Address bus Computer System Memory Databus bus Will only work for any SID sequence, change program to Input/Output change sequence V 0.1


1














#### What Instructions do we need? Start: If (Odd = 1) goto Odd start Even\_start: output even digit #1 Psuedo Code for output even digit #2 operations output last even digit goto Start Odd\_start: output odd digit #1 output odd digit #2 output last odd digit goto Start V 0.1

#### Needed Instructions

- 1. Jc location Jump conditionally If odd = 1, then jump to location (counter set equal to specified location). If odd = 0, then fetch next instruction (counter increments by 1).
- 2. Jmp location Jump unconditional Fetch next instruction from location (counter loaded with specified location).
- out data load output register with data. Used for setting the SID[3:0] value.

V 0.1 14

## **Instruction Encoding**

The binary encoding for instructions is usually divided into different fields; with each field representing part of the information needed by the instruction.

Our instructions require two fields: Operation Code and Data

Opcode | Data

How many bits for the Opcode? Have 3 instructions, need at least 2 bits! (2 bits can encode 22 items)

How many bits for Data? The data field must specify the 4 bits for the SID number, and also specify a memory location. For now, lets use 4 bits for data. Instruction is 6 bits total.

I5 I4 I3 I2 I1 I0 Opcode Data V 0.1

15

13

#### Instruction Table

I3 I2 I1 I0 JMP location 0.0 4-bit location JC location 0 1 4-bit location 10 OUT data 4-bit data

Note that Opcode = 11 is unused.

Also, the opcode assignments were arbitrary; we could have easily chosen some other assigment

(such as OUT=00, JC=00, JMP=01)

16


## A Program for SID = 458702198


odd\_start ; jmp only if odd input=1 Start: OUT 4 OUT 8 OUT 0 OUT 2 OUT 8 JMP Start Odd start: OUT 5 OUT 7 OUT 1 OUT 9 JMP Start V 0.1 17


## Convert Program to Binary, Put in Memory


Mem Location	Mem Contents	Instruction
00	01 0111	Start: JC Odd_start (loc 7)
01	10 0100	OUT 4
02	10 1000	OUT 8
03	10 0000	OUT 0
04	10 0010	OUT 2
05	10 1000	OUT 8
06	00 0000	JMP Start (loc 0)
07	10 0101	Odd_start: OUT 5
08	10 0111	OUT 7
09	10 0001	OUT 1
0A	10 1001	OUT 9
0B	00 0000	JMP Start (loc 0)


V 0.1 18











#### Comments

- Notice that the *aclr* line forces the processor to fetch its **first** instruction from location 0.
  - All processors have a RESET line like this to force the first instruction fetch from a particular location.
- Notice that execution never stops!!! Processor is always fetching, executing instructions!
- Called the Fetch, Execute loop.
- Must make sure that memory is loaded with valid instructions BEFORE execution starts!!!

V 0.1 24

#### **Instruction Pointer**

- The counter in this processor is a special purpose register that exists in one form or another in *every* processor
- Usually is called the *Instruction Pointer* (IP) register or *Program Counter* (PC) register.
- This register contains the address of the next instruction to be fetched.
  - Normal operation is to fetch very next instruction in memory
  - Jump instructions change the IP value so that fetch occurs from some non-sequential memory location

V 0.1 25

#### **Implementation Comparisons**

- FSM Implementation
  - Only 3 D-FFs + combinational logic
  - Will only do one SID sequence
  - Will operate a faster clock rate than Processor implementation because of simpler logic
- Processor Implementation
  - Many more gates needed than FSM implementation
  - Will execute at a slower clock rate than FSM
  - General purpose: can implement any SID sequence by simply changing program.
- MANY applications are better suited for implementation by general purpose digital systems (Processors) than by dedicated logic

## Vocabulary

- Address bus input bus to memory device specifying location of data to read/write
- Data bus input/output bus to memory device containing data value being read or written.
- Instruction Pointer special register in a processor specifying address of next instruction to be executed.
- Instruction Mnemonic the ascii representation of an instruction (I.e., OUT 4).
- *Machine Code* the binary representation of an instruction (I.e OUT 4 = 010100)

V 0.1

27

#### Vocabulary (cont.)

- Operation code (Op code) the part of the machine code for an instruction that tells what the instruction is ( JMP = 00).
- *Assembly* the process of converting instructions to their machine code representation

OUT 4  $\rightarrow$  10 0100

• *Disassembly* – the process of converting machine code to its instruction mnemoic

 $10\ 0100 \rightarrow OUT\ 4$ 

• Fetch/Execute - what processors do all day long (fetch instruction from memory, execute it).

28

# How are Commercial Processors different from SID Processor?

- SID processor had 4-bit registers. Com. processors have registers with widths from 8 bits to 128 bits wide.
- SID processor has 2 registers. Com. proc have many registers, some general purpose, some special purpose.
- SID processor has 3 instructions. Com. Proc have 10's to a few hundred instructions (arithmetic, logical, control, Input/output, data movement,etc).
- SID processor could address 16 memory locations. Com. Proc can address billions of memory locations.
- SID processor can be implemented in a few 10's of gates.
  Com. Processors can take millions of gates to implement.

V 0.1

## What do you need to know?

- Differences between specific logic networks and general purpose logic networks for digital systems.
- · Basics of a computer system
- Logic Structure, timing of our SID sequence processor
- Instruction assembly, disassembly, execution of SID sequence processor
- Vocabulary

V 0.1 30