Scripting with Perl

- 'Scripting' usually means to control the execution of one or more other programs via some external program
 - I.e, a Perl program that executes some external sequence of programs is 'scripting' the actions of those programs
- Why script the execution of other programs? There are many reasons a couple are:
 - Execute another program or sequence of programs with different parameter sets
 - Do regression testing in which you test the program with a set of input values, and compare the output against a 'golden' output

BR Fall 2001

A Sample Application

Controlling wire delays in integrated circuits is important because as transistors have gotten smaller, global wire delays have become significant.

A wire in an integrated circuit has both resistance and capacitance and can be viewed as a distributed RC network:



Estimating Wire Delay

One estimate of the wire delay is $0.9 * R_{tot} * C_{tot}$ where R_{tot} and C_{tot} is the lumped Resistance/Capacitance of the wire (the sum of all of the R's, C's).

This estimation is the 10% to 90% delay of the wire – the delay measured from the 10% point on the input waveform to the 90% point on the output waveform





A Problem

Given a wire length and width, use Perl to run Spice to simulate the delay of the wire.

We will assume a simple wire, and use a π 3 model for simulation. In reality, simulation is only necessary for complex wires (complex topology with multiple branching segments and end points) Wire model R/3 R/3 R/3 Out IN R, C is total C/3 C/3 C/6 resistance, capacitance of wire. BR Fall 2001







Capacitance Computation of a Wire Metal Cross section $C_{\text{fringe}} \qquad \qquad$	
Cfringe is the capacitance of the side of the wire to the substrate - this is specified in farads per micron.	
Csub is the capacitance of the bottom of the wire to the substrate. This is specified in farads per square micron.	
Cwire = Cfringe *Length + Csub * Length *Width	
BR Fall 2001	9



Spice Opus

SPICE is a circuit simulator originally developed by University of California, Berkeley.

Do not worry if you have never heard of SPICE - I provide the simulation files, and we will treat it as a black box that will output a wire delay given an input simulation file.

For Spice simulation, will use an enhanced version called SPICE Opus that runs under Win32.

Your CDROM has a zip file under the 'misc' directory called spice opus203.zip. Unzip this into a temporary directory and it will create four temporary directories called 'disk1', 'disk2', 'disk3', 'disk4'. Execute 'setup.exe' in the 'disk1' directory in order to install SPICE Opus. The default installation directory is C:\SpiceOpus. 11

BR Fall 2001

Wire Delay Simulation in SPICE Opus

The file wiresim.sp is the Spice input file for the wire delay simulation.

This file includes a second file called *pi3net.sp* that actually determines the topology and R/C values of the wire model to be used.

The get wiredelay subroutine in the wiredelay.pl script generates the pi3net.sp file with the needed R/C components required for the π 3 model in Spice format. The R/C values are based upon the total R,C values previously computed.

<i>get_wiredelay</i> subroutine – creating the <i>pi3net.sp</i> file	
<pre>#create input file for spice, use the PI3 model. open(OUTPUT,">pi3met.sp"); print OUTPUT ("*P13 Network\n"); print OUTPUT ("*P13 Network\n"); printf OUTPUT ("*1 a c %e\n",\$total_res/3); printf OUTPUT ("r1 a c %e\n",\$total_res/3);</pre>	
<pre>printf OUTPUT ("r3 d b %e\n",\$total_res/3); print OUTPUT ("*Capacitors\n"); printf OUTPUT ("c1 a 0 %e\n",\$total_cap/6); printf OUTPUT ("c2 c 0 %e\n",\$total_cap/3); printf OUTPUT ("c3 d 0 %e\n",\$total_cap/3); printf OUTPUT ("c4 b 0 %e\n",\$total_cap/6); printf OUTPUT ("\n");</pre>	
These statements written to the pi3net.sp file create the neede RC network in SPICE format to simulate the wire delay via the $\pi 3$ model.	d
BR Fall 2001	13







Runnin	ng getwiredelay.pl	
16 mm wire length, 0.4u w	20 11	
6,	rl wiredelay.pl 16000 0.	4
Total Cap: 4.192e-03	<pre>L3 Total Res:3200</pre>	
Estimated 10%-90% W:	ire Delay: 1.207296e-009	
Simulated 10%-90% W:	ire Delay: 1.48194E-009	
16 mm wire length, 0.8u w	ride:	
H:\ece3732\spice>per	l wiredelay.pl 16000 0.8	3
Total Cap: 4.704e-01	3 Total Res:1600	
Estimated 10%-90% Wi	re Delay: 6.77376e-010	
Simulated 10%-90% Wi	re Delay: 8.69914E-010	
Noticed that wire delay de	creased when wire width dou	bled –
Resistance decreased by ty		
5	eases by factor of two, but fri	nging can
	l wire capacitance is dominate	<u> </u>
	i whe capacitance is dominate	uoy
fringing cap.	BR Fall 2001	17



Extending wiredelay.pl

- Could read an external data file that would specify the topology of a complex wire as well as R,C values of different segments
 - This data file produced by another program that extracts this information from the mask data of the integrated circuit
- Add capability to *wiredelay.pl* to experiment with buffer placements to reduce delay

BR Fall 2001

19