

FPGA Advantage for HDL Design



The FPGA Advantage design flow provides the most effective HDL environment for designing FPGAs.

Major product features:

- A robust, HDL-based methodology for FPGA design
- Integrates HDL Designer Series™ for design creation and management, ModelSim® for simulation, and LeonardoSpectrum™ for synthesis
- One user interface drives the entire design process, offering push-button ease as well as power features for added control
- Iteration loops are decreased by seamlessly blending edit, compile, simulate, and synthesize steps
- IP and legacy HDL designs are easily incorporated, displaying hierarchy and optional graphical descriptions, enhancing design comprehension and reuse

A Single-Package Solution for FPGA Design

FPGA Advantage® provides an integrated HDL flow for designing FPGAs. FPGA Advantage enables design creation, simulation, and synthesis as operations flowing smoothly from one design step to the next. Quality of results and productivity are enhanced with the deep tool integration of design creation, simulation, synthesis, and debugging, surrounded by design management.


HDL Designer Series serves as the cockpit for design creation, reuse, and management, and is the invocation bridge to HDL simulation with ModelSim, and HDL synthesis with LeonardoSpectrum.

Each component of FPGA Advantage is a proven point tool, but the power comes from integrating these tools tightly together to create a unique HDL design methodology environment for VHDL and Verilog, on Windows® and UNIX®, for any design budget.

Design Creation

Design creation is a personal choice, and FPGA Advantage provides multiple design editors that accommodate both text and graphical preferences. The FPGA Advantage text editors include the Block Diagram editor for design partitioning and organization, Tabular I/O for rapid block signal definition, and the Interface-Based Design™ (IBD™) editor for defining the interconnection of components throughout the design hierarchy. FPGA Advantage's State Machine, Flow Chart, Truth Table, and Block Diagram editors speed design creation and automatically generate efficient VHDL and Verilog code. These text and graphical editors help both novice and experienced designers effectively manage increasing design complexity.

Understanding the need to reuse legacy designs and incorporate intellectual property, FPGA Advantage smooths the access to FPGA vendor IP and accepts VHDL and Verilog



FPGA Advantage creates a complete design cycle from entry to post place-and-route verification, with an easy push button flow. (All major FPGA vendors supported.)

source code designs. The hierarchy of these imported designs is immediately displayed and graphical representations can be optionally generated to accelerate the understanding of the imported code.

Design Documentation

FPGA Advantage supports OLE, postscript, and HTML export for documentation needs, making documentation easier and encouraging it throughout all the design development phases.

Simulation

Flowing from the FPGA Advantage Design Browser cockpit, design creation and simulation have a common interface that lets you automatically generate, compile, and invoke the design for simulation. With the enhanced debugging environment in FPGA Advantage, you can visualize the flow of logic through animated simulation with color changes, cross-referencing, and cross-highlighting

between HDL source code and the corresponding graphical object. You can step incrementally through the HDL code and graphical objects, and view simulation probes on graphical objects to speed debugging. Viewing simulation in this manner, together with the simulation waveform comparison capability, enables quick and easy detection of bugs and rapid design iterations.

Synthesis

FPGA Advantage incorporates the most powerful FPGA synthesis solution available. The Design Browser automatically loads your design into the synthesis environment, ready for you to specify design goals and run optimizations. FPGA vendor tool integration and TimeCloser™ technology ensure that you quickly meet your design constraints. FPGA Advantage uniquely offers built-in design partitioning between multiple vendors and silicon technologies. With technology re-targeting, you can target FPGAs for prototyping ASICs, enabling low-cost production.

PRODUCT CONFIGURATIONS						
	Language Support	Design Editors	Application	Licensing	Platforms	Software Tools Included
FPGA Advantage for Personal HDL Design	VHDL, Verilog, or mixed-HDL	Text, Graphics, or Pro (both Text and Graphics)	FPGA with ASIC option for Level 3	Nodelocked or Floating	Windows: 98, NT, 2000, XP	HDL Author, ModelSim PE, LeonardoSpectrum (Level 2 or 3)
FPGA Advantage with Personal Simulation	VHDL, Verilog, mixed-HDL	Text, Graphics, or Pro (both Text and Graphics)	FPGA with ASIC option for Level 3	Nodelocked or Floating	Windows: 98, NT, 2000, XP	HDL Designer, ModelSim PE, LeonardoSpectrum (Level 2 or 3)
FPGA Advantage for HDL Design	VHDL, Verilog, HDL, mixed-HDL, or PLUS (separate VHDL and Verilog licenses)	Text, Graphics, or Pro (both Text and Graphics)	FPGA with ASIC option for Level 3	Floating	Windows: 98, NT, 2000, XP UNIX: Sun Solaris 7, 8; HP-UX 11.0	HDL Designer, ModelSim SE, LeonardoSpectrum Level 3, LeonardoInsight

Copyright © 2002 Mentor Graphics Corporation.
HDL Designer Series, Interface-Based Design, IBD, LeonardoSpectrum, and TimeCloser are trademarks and FPGA Advantage and ModelSim are registered trademarks of Mentor Graphics Corporation.
All other trademarks mentioned in this document are trademarks of their respective owners.

Corporate Headquarters
Mentor Graphics Corporation
8005 S.W. Boeckman Road
Wilsonville, Oregon 97070 USA
Phone: 503-685-7000
North American Support Center
Phone: 800-547-4303
Fax: 800-684-1795

Silicon Valley Headquarters
Mentor Graphics Corporation
1001 Ridder Park Drive
San Jose, California 95131 USA
Phone: 408-436-1500
Fax: 408-436-1501

Europe Headquarters
Mentor Graphics Corporation
Immeuble le Pasteur
13/15, rue Jeanne Braconnier
92360 Meudon La Forêt
France
Phone: 33 (0) 1-40-94-74-74
Fax: 33 (0) 1-46-01-91-73

Pacific Rim Headquarters
Mentor Graphics (Taiwan)
Room 1603, 16F
International Trade Building
No. 333, Section 1, Keelung Road
Taipei, Taiwan, ROC
Phone: 886-2-27576020
Fax: 886-2-27576027

Japan Headquarters
Mentor Graphics Japan Co., Ltd.
Gotenyama Hills
7-35, Kita-Shinagawa 4-chome
Shinagawa-Ku, Tokyo 140
Japan
Phone: 81-3-5488-3030
Fax: 81-3-5488-3031



Printed on Recycled Paper