Introduction

The setup and hold times of a register may deviate from ideal register behavior in actual applications as a result of finite circuit delays. A synchronization failure may occur if the data and clock do not satisfy the setup- and hold-time constraints of a flip-flop because the data is asynchronous with the clock. When asynchronous data changes inside the setup- and hold-time window, the resolution of the logic state by the flip-flop becomes less predictable. One measurable symptom of the problem is increased clock-to-out time. The increase in clock-to-out time depends on the time relationship between data and clock transitions. The susceptibility of a circuit to reach this metastable state can be described using a probabilistic equation. A description of this metastability equation follows in the next section.

Theory of Metastability

The following equation for metastability is written in terms of the mean time between failures and the clock-to-out settling time:

\[ \text{MTBF} = \frac{e^{\left(T_s / \tau\right)}}{T_o * f_d * f_c} \]

\[ T_s = T_{co} + T_{met} \]

\[ T_{co} = \text{clock-to-out time} \]

\[ T_{met} = \text{additional settling time, after the normal clock-to-out time, before sampling the output of the flip-flop.} \]

\[ \tau = \text{metastable decay constant} \]

\[ T_o = \text{metastability aperture at } T_{co} = 0 \text{ ns} \]

\[ f_d = \text{data transition rate (twice the data frequency, since there is a rising and falling edge in one period)} \]

\[ f_c = \text{clock frequency} \]

The aperture is defined as the window within a clock period that will cause the output settling time to be greater than a specified time, \( T_{co} + T_{met} \), if the data signal changes. The aperture is calculated by recording the number of instances in which the clock-to-out time exceeds \( T_{co} + T_{met} \) over a fixed number of cycles (the "operation time"). Bench tests (230 cycles) were performed to determine aperture for various Actel FPGAs. Note that the aperture decreases exponentially as the allowed settling time increases, which is an observable characteristic of flip-flops.

Aperture = \( T_o * e^{(T_{co} + T_{met})/ \tau}) \)

Asynchronous data is assumed to have the same transition probability at any instant during a clock period. It follows that the probability of a single data transition occurring in the metastable aperture is the ratio of the aperture size to the clock period, or

\[ p(\text{metastable transition}) = \frac{\text{aperture}}{T_c} \]

Mean Time Between Failures (MTBF) is defined as the operation time (230 cycles in these tests) divided by the number of errors. We compute the number of metastability errors in the following way: first, the probability of a metastable event occurring in a clock cycle is the number of data transitions per cycle multiplied by the probability of a data transition occurring during the metastable window, or

\[ p = n * (\text{aperture} / T_c), \text{ where } n = \text{data transitions} / \text{cycle} \]

or,

\[ p = (f_d / f_c) * (\text{aperture} * f_c) \]

The number of clock cycles (N) in the operation time is the total time divided by the clock period, or

\[ \frac{T_{total}}{T_c} = N \]

We can now write an equation for MTBF as follows:

\[ \text{MTBF} = \frac{1}{(\text{aperture} * f_d * f_c)} = \frac{1}{(T_o * e^{T_{co}/\tau} * f_d * f_c)} \]

FPGA Metastability Characterization

We adjust the metastability equation to absorb the fixed \( e^{T_{co}} \) term as FPGA manufacturers cannot directly measure the clock-to-out delay of a flip-flop.

\[ \text{MTBF} = e^{C_2 * T_{met}} / C_1 * f_d * f_c \]

where \( T_{met}, f_d, \text{ and } f_c \) are as defined earlier and

\[ C_2 = \text{metastability decay constant} = 1 / \tau. \]

\[ C_1 = \text{proportionality constant that is similar to } T_o \]

(aperture)

There are several environmental and test condition factors that influence metastability characterization. These include the rise time of data and clock signals, input drive levels, operating voltage, temperature, stability, etc. Additionally, increased system noise due to switching of both internal nodes and I/Os can influence the metastability results. Therefore, it is essential to provide a quiet environment for testing.
**Design Description**

Figure 1 shows a schematic of the test circuit used to measure metastability in Actel devices. The normal propagation delay, operating under specified setup and hold time, is measured from the output of flip-flop 1 (DFF#1) to the input of flip-flop 3 (DFF#3) (see Figure 1). This value is denoted by $T_{\min} = T_{c0} (DFF#1) + t_{\text{delay}} + T_{su} (DFF#3)$. This is the reference time to which the additional settling time, $T_{\text{met}}$, is added for characterization of metastability. $T_{\min}$ was obtained by comparing the outputs of flip-flops 1 and 3. The point at which their outputs no longer match is recorded as $T_{\min}$.

Flip-flop 2 (DFF#2) is clocked on the same edge as flip-flop 1. Conversely, flip-flop 3 must resolve the signal driven from the metastable flip-flop 1 before the falling clock edge. The inverting delay buffer was added to the path to avoid requiring an extremely narrow pulse width from the pulse generator. The propagation delay from the rising edge to the falling edge is defined as the design’s $T_{\min}$. The operating frequency must be limited so that all metastable events are resolved prior to the next rising edge. A detectable metastable event occurs when flip-flops 2 and 3 are in the SAME state. Under normal operating conditions flip-flops 2 and 3 are in opposite states due to the inverter in flip-flop 3’s input path. The XNOR gate allows the event counter to record these metastable events.

After a billion clock cycles the counter is read, and the MTBF number is calculated.

This design was selected because $T_{\min} + T_{\text{met}}$ was easily and accurately measured using an oscilloscope and pulse generator. $T_{\min} + T_{\text{met}}$ is the difference between the rising edge and falling edges of the clock pulse generator. At a constant frequency one adjusts the duty cycle of the clock signal to find $T_{\min}$. This procedure eliminates the need for absolute timing measurements, which require the selection of trip points — an additional source of error. Also, signal loading from scope probes can cause errors by reducing the rise time. $T_{\text{met}}$ is the additional time, expressed as a percentage of duty cycle change, relative to the normal propagation delay. Once $T_{\min}$ is found, additional $T_{\text{met}}$ delay can be added for characterization purposes. $T_{\min}$ was resolved to within +/-0.01% duty cycle at 10 MHz. This translates to an error of +/-10pS.

The experimental setup is as follows:

- Clock and data inputs are driven from independent pulse generators (<1nS Rise time)
- Clock input levels are from 0V to 2.5V. These levels were required due to impedance matching requirements of our test fixture. Data input is driven 0V to 3.3V.
- Power supply settings were as follows:
  - SX, RTSX32: $V_{CC} = 3.3V, V_{CCR} = 5.0V$
  - ACT1: $V_{CC}, V_{SV}, V_{PP} = 5.0, V_{KS} = 0V$
  - ACT2: $V_{CC}, V_{SV}, V_{PP} = 5.0, V_{KS} = 0V$
  - ACT3: $V_{CC}, V_{SV}, V_{PP} = 5.0, V_{KS} = 0V$
  - MX: $V_{CC}, V_{SV}, V_{PP} = 5.0, V_{KS} = 0V$
**Metastability Parameters**

Key equations
- MTBF = \(e^{(C_2 * T_{met})} / C_1 * f_i * f_c\)
- \(\ln(\text{MTBF}) = C_2 * T_{met} - \ln (C_1 * f_i * f_c)\)
- \(y = m * X + b\)

The plot of \(\ln(\text{MTBF}) \) vs. \(T_{met}\) shows a linear relationship. \(C_2\) is the slope of the curve.

\[C_2 = \frac{\ln \left( \frac{\text{MTBF}_1}{\text{MTBF}_2} \right)}{(T_{met1} - T_{met2})}\]

for any two data points. The y-intercept of the curve is given by \(\ln(\text{MTBF})\), and \(C_1\) is calculated with

\[C_1 = \frac{e^{-b}}{(f_i * f_c)}\]

**Metastability Measurement Results**

Our characterization data was taken from SX (0.35\(\mu\)m), RTSX32 (0.60\(\mu\)m), MX16 (0.45\(\mu\)m), ACT1 (1.0\(\mu\)m) and XL (0.6\(\mu\)m) devices. Theory says that \(C_1\) and \(C_2\) are independent of both the test frequency used and the data-to-clock-frequency ratio. The results concur within experimental tolerances. The plots of MTBF for the SX, RTSX, MX, ACT1, and XL products include a plot for the ACT3 product as a reference. SX (0.35\(\mu\)m) demonstrates good improvement over ACT3. On the other hand, RTSX32 and MX16 are similar to ACT3 in metastability performance. Calculated coefficients are given in Table 1, while results are graphed in Figure 2. Figure 2 shows a metastability plot (\(\ln(\text{MTBF})\) vs. \(T_{met}\)) for several Actel families, using the experimental setup and equations previously described.

**Table 1 • Metastability Coefficients for Actel FPGA Families**

<table>
<thead>
<tr>
<th>Device Family</th>
<th>(C_1) (s)</th>
<th>(C_2) (1/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SX32 (0.35(\mu)m)</td>
<td>2.021E-11</td>
<td>1.2157E+10</td>
</tr>
<tr>
<td>RTSX32 (0.6(\mu)m)</td>
<td>3.933E-11</td>
<td>4.7342E+09</td>
</tr>
<tr>
<td>1460A(ACT3) (0.8(\mu)m)</td>
<td>5.570E-11</td>
<td>3.2700E+09</td>
</tr>
<tr>
<td>MX16 (0.45(\mu)m)</td>
<td>3.464E-10</td>
<td>3.4704E+09</td>
</tr>
<tr>
<td>1240XL(ACT2) (0.6(\mu)m)</td>
<td>3.16E-08</td>
<td>3.83E+09</td>
</tr>
<tr>
<td>1020A(ACT1) (1.0(\mu)m)</td>
<td>8.93E-09</td>
<td>2.35E+09</td>
</tr>
</tbody>
</table>

**Figure 2 • Metastability Comparison of Actel FPGA Families**
Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.

http://www.actel.com

Actel Europe Ltd.
Maxfli Court, Riverside Way
Camberley, Surrey GU15 3YL
United Kingdom
Tel: +44 (0)1276 401450
Fax: +44 (0)1276 401590

Actel Corporation
955 East Arques Avenue
Sunnyvale, California 94086
USA
Tel: (408) 739-1010
Fax: (408) 739-1540

Actel Asia-Pacific
EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan
Tel: +81-(0)3-3445-7671
Fax: +81-(0)3-3445-7668