## 54SX Family FPGAs

## Leading Edge Performance

- 320 MHz Internal Performance
- 3.7 ns Clock-to-Out (Pin-to-Pin)
- 0.1 ns Input Set-Up
- 0.25 ns Clock Skew


## Specifications

- 8,000 to 32,000 Available Logic Gates
- Up to 249 User-Programmable I/O Pins
- 1,980 Flip-Flops
- $0.35 \mu \mathrm{CMOS}$


## Features

- 66 MHz PCl
- CPLD and FPGA Integration
- Single Chip Solution
- $100 \%$ Resource Utilization with $100 \%$ Pin Locking
- 3.3V Operation with 5.0V Input Tolerance
- Very Low Power Consumption
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Debug capability with Silicon Explorer
- JTAG Boundary Scan Testing in Compliance with IEEE Standard 1149.1
- Actel Designer Series Design Tools, Supported by Cadence, Exemplar, IST, Mentor Graphics, Model Tech, Synopsys, Synplicity, and Viewlogic Design Entry and Simulation Tools
- Secure Programming Technology Prevents Reverse Engineering and Design Theft


## SX Product Profile

|  | A54SX08 | A54SX16 | A54SX16P | A54SX32 |
| :---: | :---: | :---: | :---: | :---: |
| Gate Capacity | 8,000 | 16,000 | 16,000 | 32,000 |
| Logic Modules | 768 | 1,452 | 1,452 | 2,880 |
| Combinatorial Cells | 512 | 924 | 924 | 1,800 |
| Register Cells (Dedicated Flip-Flops) | 256 | 528 | 528 | 1,080 |
| Maximum Flip-Flops | 512 | 990 | 990 | 1,980 |
| User I/Os (Maximum) | 130 | 177 | 177 | 249 |
| Clocks | 3 | 3 | 3 | 3 |
| JTAG | Yes | Yes | Yes | Yes |
| PCl | - | - | Yes | - |
| Clock-to-Out | 3.7 ns | 3.9 ns | 4.4 ns | 4.6 ns |
| Input Set-Up (External) | 0.8 ns | 0.5 ns | 0.5 ns | 0.1 ns |
| Speed Grades | Std, $-1,-2,-3$ | Std, -1, -2, -3 | Std, -1, -2, -3 | Std, -1, -2, -3 |
| Temperature Grades | C, I, M | C, I, M | C, I, M | C, I, M |
| Packages (by pin count) |  |  |  |  |
| PLCC | 84 | - | - | - |
| PQFP | 208 | 208 | 208 | 208 |
| VQFP | 100 | 100 | 100 | - |
| TQFP | 144, 176 | 176 | 144, 176 | 144, 176 |
| PBGA | - | - | - | 313, 329 |

## General Description

## The New SX Family of FPGAs

Actel's SX Family of FPGAs features a revolutionary new sea-of-modules architecture that delivers next-generation device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further speed time-to-market for performance-intensive applications.

## Fast and Flexible New Architecture

Actel's SX architecture features two types of logic modules, the combinatorial cell ( C -cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. Optimal use of the silicon is made by locating the routing and interconnect resources in the metal layers above the logic modules. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules.
To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local
routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (typically $90 \%$ of connections use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows $100 \%$ pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with a minimum of effort.
Further complementing the SX's flexible routing structure is a hard-wired, constantly-loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input set-up times. SX devices have easy-to-use I/O cells which do not require HDL instantiation, facilitating design re-use and reducing design and debugging time.

## Ordering Information

## Product Plan

|  | Speed Grade* |  |  |  | Application |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std | -1 | -2 | -3 | C | $\mathrm{I}^{\dagger}$ | M ${ }^{\text {- }}$ |
| A54SX08 Device |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | P | P |
| 100-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\nu$ | P | $\checkmark$ | $\checkmark$ | P |
| 144-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 176-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\nu$ | P | P | P | P |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| A54SX16 Device |  |  |  |  |  |  |  |
| 100-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 176-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| A54SX16P Device |  |  |  |  |  |  |  |
| 100-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 144-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 176-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| A54SX32 Device |  |  |  |  |  |  |  |
| 144-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | P | P | P |
| 176-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 313-Pin Plastic Ball Grid Array (PBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | P |
| 329-Pin Plastic Ball Grid Array (PBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | P | P | P |

Consult your local Actel sales representativ vefor product avai lability.
Applications: C = Commercial Availability:

$$
\begin{aligned}
\boldsymbol{V} & =\text { Available } \\
\mathrm{P} & =\text { Planned } \\
- & =\text { Not Planned }
\end{aligned}
$$

$-1=$ Approx. 15\%Faster than Standard
$-2=$ Approx. $25 \%$ Faster than Standard
-3 = Approx. 35\%Faster than Standard
† Only Std, $-1,-2$ Speed Grade

- Only Std, - 1 Speed Grade


## Plastic Device Resources

| Device | User I/Os (including clock buffers) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { PLCC } \\ & 84-\mathrm{Pin} \end{aligned}$ | $\begin{gathered} \text { VQFP } \\ \text { 100-Pin } \end{gathered}$ | $\begin{aligned} & \text { PQFP } \\ & \text { 208-Pin } \end{aligned}$ | $\begin{gathered} \hline \text { TQFP } \\ \text { 144-Pin } \end{gathered}$ | $\begin{gathered} \text { TQFP } \\ \text { 176-Pin } \end{gathered}$ | $\begin{gathered} \text { PBGA } \\ \text { 313-Pin } \end{gathered}$ | $\begin{gathered} \hline \text { PBGA } \\ \text { 329-Pin } \end{gathered}$ |
| A54SX08 | 69 | 81 | 130 | 113 | 128 | - | - |
| A54SX16 | - | 81 | 175 | - | 147 | - | - |
| A54SX16P | - | 81 | 175 | 113 | 147 | - | - |
| A54SX32 | - | - | 174 | 113 | 147 | 249 | 249 |

Package Definitions (Consult your local Actel sales representative for product availability.)
PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array

## Pin Description

## CLKA Clock A

TTL clock input for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

## CLKB <br> Clock B

TTL clock input for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

## TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode (refer to the JTAG pins functionality table), TCK becomes active when the TMS pin is set LOW. This pin functions as an I/O when the JTAG state machine reaches the "logic reset" state.

## GND <br> Ground

LOW supply voltage.

## HCLK Dedicated (Hard-wired) Array Clock

TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

## I/O Input/Output

The I/O pin functions as an input, output, three-state, or bi-directional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are tri-stated by the Designer Series software.

## TMS

## Test Mode Select

The TMS pin controls the use of JTAG pins (TCK, TDI, TDO). In flexible mode (refer to the JTAG pins functionality table), when the TMS pin is set LOW, the TCK, TDI, and TDO pins are JTAG pins. Once the JTAG pins are in JTAG mode they will remain in JTAG mode until the internal JTAG state machine reaches the "logic reset" state. At this point the JTAG pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is
set HIGH. In dedicated JTAG mode, TMS functions as specified in the IEEE 499.1 JTAG Specifications. JTAG operation is further described on page 10 .

## NC <br> No Connection

This pin is not connected to circuitry within the device.

## PRA ActionProbe A

The ActionProbe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the ActionProbe $B$ pin to allow real-time diagnostic output of any signal path within the device. The ActionProbe A pin can be used as a user-defined I/O when debugging has been completed.

## PRB ActionProbe $B$

The ActionProbe $B$ pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the ActionProbe A pin to allow real-time diagnostic output of any signal path within the device. The ActionProbe B pin can be used as a user-defined I/O when debugging has been completed.

## TDI Test Data Input

Serial input for JTAG and diagnostic probe. In flexible mode, (refer to the JTAG pins functionality table), TDI is active when the TMS pin is set LOW. This pin functions as an I/O when the JTAG state machine reaches the "logic reset" state.

## TDO Test Data Output

Serial output for JTAG. In flexible mode (Refer to the JTAG pins functionality table), TDO is active when the TMS pin is set LOW. This pin functions as an I/O when the JTAG state machine reaches the "logic reset" state.

## $\mathbf{V}_{\text {CcI }} \quad$ Supply Voltage

Supply voltage for I/Os.

## VccA Supply Voltage

Supply voltage for Array.

## VCCR Supply Voltage

Supply voltage for input tolerance (required for internal biasing).

Table 1 • Supply Voltages

|  | $\mathbf{V}_{\mathbf{C C A}}$ | $\mathrm{V}_{\mathbf{C C I}}$ | $\mathrm{V}_{\mathbf{C C R}}$ | Input Tolerance | Output Drive |
| :--- | :--- | :--- | :--- | :---: | :---: |
| A54SX08 <br> A54SX16 <br> A54SX32 | 3.3 V | 3.3 V | 5.0 V | 3.3 V | 3.3 V |
|  | 3.3 V | 3.3 V | 5.0 V | 5.0 V | 3.3 V |
|  | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V |
|  | 3.3 V | 3.3 V | 5.0 V | 5.0 V | 3.3 V |
|  | 3.3 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V |

## SX Family Architecture

The SX Family architecture was designed to satisfy next-generation performance and integration requirements for production-volume designs in a broad range of applications.

## Programmable Interconnect Element

Actel's new SX Family provides much more efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (see Figure 1). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.
Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse
interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX Family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.
Additionally, the interconnect (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.


Figure 1 •SX Family Interconnect Elements

## Logic Module Design

The SX Family architecture has been called a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no
chip area lost to interconnect elements or routing (see Figure 2). Actel provides two types of logic modules, the R-cell and the C -cell.


Sea-of-Modules Architecture
Figure 2 • Channelled Array and Sea-of-Modules Architectures

The R-cell (or register cell) contains a flip-flop featuring more control signals than in previous Actel architectures, including asynchronous clear, asynchronous preset, and clock enable (using the SO and S 1 lines). The R-cell (Figure 3) registers feature programmable clock polarity, selectable on a register-by-register basis. This provides the designer with additional flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from the hard-wired clock or the routed clock.

The C-cell (or combinatorial cell, Figure 4) implements a range of combinatorial functions up to 5 -inputs. Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An
example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9 -bit parity-tree functions with 2 ns propagation delays. At the same time, the C -cell structure is extremely synthesis-friendly, simplifying the overall design and reducing synthesis time.

## Chip Architecture

The SX Family's chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.


Figure 3 • R-Cell


Figure 4 - C-Cell

## Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C -cells and one R-cell, while Type 2 contains one C-cell and two R-cells.
To increase design efficiency and device performance, Actel has further organized these modules into SuperClusters ( see Figure 5). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature significantly more SuperCluster 1 modules than SuperCluster

2 modules because designers typically require significantly more combinatorial logic than flip-flops.

## Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative new local routing resources called FastConnect and DirectConnect which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (see Figure 6 and Figure 7). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.


Figure 5 - Cluster Organization


Type 1 SuperClusters
Figure 6 - DirectConnect and FastConnect for Type 1 SuperClusters


Type 2 SuperClusters
Figure 7 - DirectConnect and FastConnect for Type 2 SuperClusters

DirectConnect is a horizontal routing resource that provides connections from a C -cell to its neighboring R -cell in a given SuperCluster. DirectConnect uses a hard-wired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns .
FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns .
In addition to DirectConnect and FastConnect, the architecture makes use of two globally-oriented routing resources known as segmented routing and high-drive routing. Actel's segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the $100 \%$ automatic place and route software to minimize signal propagation delays.
Actel's high-drive routing structure provides three clock networks. The first clock, called HCLK, is hard-wired from the HCLK buffer to the clock select MUX in each R-cell. This provides a fast propagation path for the clock signal, enabling the 4.0 ns clock-to-out (pin-to-pin) performance of the SX devices. The hard-wired clock is tuned to provide clock skew as low as 0.25 ns . The remaining two clocks (CLKA, CLKB)
are global clocks that can be sourced from external pins or from internal signal logic within the SX device.

## Other Architecture Features

## Technology

Actel's SX Family of FPGAs is implemented in high-voltage twin-well CMOS using three layers of metal and 0.35 micron design rules (moving quickly to 0.25 micron). The M2/M3 antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals, and has a programmed ("on" state) resistance of 25 ohms with capacitance of 1.6 ff for low signal impedance.

## Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz , enabling very fast execution of even complex logic functions. Thus, the Actel SX Family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs which previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time-to-market. Using timing-driven place and route tools, designers can achieve highly deterministic device performance.

With SX devices, designers can achieve a higher level of performance without recourse to complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code.

## I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tri-state output, or a bi-directional pin. Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 4.0 ns, and external set-up time as low as 0.6 ns . I/O cells including embedded latches and flip-flops require instantiation in HDL code, a complication not required by SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reducing overall design time.

## Power Requirements

The SX Family supports 3.3 -volt operation and is designed to tolerate 5 -volt inputs. Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced due to the small number of antifuses in the path, and because of the low resistance properties of the antifuses. The antifuse architecture does not require active circuitry to hold a charge (as an SRAM or EPROM does), thereby making it the lowest-power architecture on the market.

## JTAG

All SX devices are IEEE 1149.1 (JTAG) compliant. SX devices offer superior diagnostic and testing capabilities by providing JTAG and probing capabilities. These functions are controlled through the special JTAG pins in conjunction with the program fuse. The functionality of each pin is described in Table 2.
Table $2 \cdot$ JTAG

| Program Fuse Blown <br> (Dedicated JTAG Mode) | Program Fuse Not Blown <br> (Flexible Mode) |
| :--- | :--- |
| TCK, TDI, TDO are dedicated | TCK, TDI, TDO are flexible <br> and may be used as I/Os |
| JTAG pins | Use a pull-up resistor of 10K <br> ohm on TMS |
| No need for pull-up resistor <br> for TMS |  |

In the dedicated JTAG mode, TCK, TDI, and TDO are dedicated JTAG pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of 10K ohm. TMS can be pulled LOW to initiate the JTAG sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

## Design Tool Support

As with all Actel FPGAs, the new SX Family is fully supported by Actel's Designer Series development tools, which include:

- DirectTime for automated, timing-driven place and route;
- ACTgen for fast development using a wide range of macro functions; and
- ACTmap for logic synthesis.

Designer Series supports industry-leading VHDL and Verilog-based design tools, including synthesis tools from industry leaders such as Exemplar Logic, Synplicity, and Synopsys.

## Silicon Explorer and SX FPGA

Actel SX FPGAs include internal Probe circuitry to dynamically observe and analyze any signal inside the FPGA during normal device operation. The Probe circuitry is accessed and controlled by Silicon Explorer--an integrated debugging and logic analysis tool that attaches to a PC. Silicon Explorer is also an 18-channel logic analyzer that samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Two channels of the logic analyzer have a direct connection to PRA and PRB pins, which can automatically display any two signals inside the FPGA. The remaining 16 channels of the logic analyzer can be used to examine other signals on the board. In addition, Silicon Explorer can read back the design's checksum, allowing designers to verify that the correct design was programmed in the FPGA.

## SX Probe Circuit Control Pins

The Silicon Explorer tool uses the JTAG ports (TDI, TCK, TMS, and TDO) to select the desired nets for debugging. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 8 illustrates the interconnection between Silicon Explorer and the FPGA to perform in-circuit debugging.

## Design Considerations

Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bi-directional ports. Because these pins are active during probing, critical signal input through these pins is not available while probing. In addition, do not program the Security Fuse. Programming the Security Fuse disables the Probe Circuitry.


Figure 8 • Probe Setup

### 3.3V/5V Operating Conditions

Absolute Maximum Ratings ${ }^{1}$

| Symbol | Parameter | Limits | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCR}}{ }^{2}$ | DC Supply Voltage $^{3}$ | -0.3 to +6.0 | V |
| $\mathrm{~V}_{\mathrm{CCA}}{ }^{2}$ | DC Supply Voltage | -0.3 to +4.0 | V |
| $\mathrm{~V}_{\mathrm{CCI}^{2}}{ }^{2}$ | DC Supply Voltage <br> (A54SX08, A54SX16, <br> A54SX32) | -0.3 to +4.0 | V |
| $\mathrm{~V}_{\mathrm{CCI}}{ }^{2}$ | DC Supply Voltage <br> (A54SX16P) | -0.3 to +6.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | -0.5 to +5.5 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | -0.5 to +3.6 | V |
| $\mathrm{I}_{\mathrm{O}}$ | I/O Source Sink <br> Current $^{3}$ | -30 to +5.0 | mA |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage Temperature | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outsidethe Recommended Operating Conditions.
2. $V_{C C R}$ in the $A 545 \times 16$ P must be greater than or equal to $\mathrm{V}_{\mathrm{CCI}}$ during power-up and power-down sequences and during normal operation.
3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ or less than GND -0.5 V , theinternal protection diodes will forward-bias and can draw excessi ve current.

## Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
| :--- | :---: | :---: | :---: | :---: |
| Temperature <br> Range $^{1}$ | 0 to <br> +70 | -40 to <br> +85 | -55 to <br> +125 | ${ }^{\circ} \mathrm{C}$ |
| 3.3V Power <br> Supply <br> Tolerance | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\% \mathrm{~V}_{\mathrm{CC}}$ |
| 5V Power Supply <br> Tolerance | $\pm 5$ | $\pm 10$ | $\pm 10$ | $\% \mathrm{~V}_{\mathrm{CC}}$ |

## Note:

1. Ambient temperature $\left(T_{A}\right)$ is used for commercial and industrial; case temperature ( $T_{C}$ ) is used for military.

## Electrical Specifications

|  |  | Com |  | Indu |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Units |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \left(\mathrm{I}_{\mathrm{OH}}=-20 \mathrm{uA}\right)(\mathrm{CMOS}) \\ & \left(\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}\right)(\mathrm{TTL}) \\ & \left(\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}\right)(\mathrm{TTL}) \end{aligned}$ | $\begin{gathered} \left(\mathrm{V}_{\mathrm{CCI}}-0.1\right) \\ 2.4 \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCl}} \\ & \mathrm{~V}_{\mathrm{ClO}} \end{aligned}$ | $\begin{gathered} \left(\mathrm{V}_{\mathrm{CCI}}-0.1\right) \\ 2.4 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CCI}} \\ & \mathrm{~V}_{\mathrm{CCI}} \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \left(\mathrm{I}_{\mathrm{OL}}=20 \mathrm{uA}\right)(\mathrm{CMOS}) \\ & \left(\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}\right)(\mathrm{TTL}) \\ & \left(\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}\right)(\mathrm{TTL}) \end{aligned}$ |  | $\begin{aligned} & 0.10 \\ & 0.50 \end{aligned}$ |  | 0.50 | V |
| $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  | 2.0 |  | V |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Input Transition Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ |  | 50 |  | 50 | ns |
| $\mathrm{C}_{10}$ | $\mathrm{C}_{\text {IO }} \mathrm{I} / \mathrm{O}$ Capacitance |  | 10 |  | 10 | pF |
| $\mathrm{I}_{\mathrm{CC}}$ | Standby Current, $\mathrm{I}_{\mathrm{CC}}$ | 4.0 |  | 4.0 |  | mA |
| $\mathrm{I}_{\mathrm{CC}(\mathrm{D})}$ | $\mathrm{I}_{\mathrm{CC}(\mathrm{D})} \mathrm{I}_{\text {Dynamic }} \mathrm{V}_{\text {CC }}$ Supply Current | See "Evaluating Power in 54SX Devices" on page 19. |  |  |  |  |

## PCI Compliance for the 54SX Family

The 54SX family supports 3.3 V and 5 V PCl and is compliant with the PCI Local Bus Specification Rev. 2.1.

## A54SX16P DC Specifications (5.0V PCI Operation)

Table 3 - DC specifications for 5V Signaling

| Symbol | Parameter | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}$ | Supply Voltage for Array |  | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {CCR }}$ | Supply Voltage required for Internal Biasing |  | 4.75 | 5.25 | V |
| $\mathrm{V}_{\mathrm{CCI}}$ | Supply Voltage for IOs |  | 4.75 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage ${ }^{1}$ |  | 2.0 | $\mathrm{V}_{\mathrm{Cc}}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage ${ }^{1}$ |  | -0.5 | 0.8 | V |
| IIH | Input High Leakage Current | $\mathrm{V}_{\mathrm{IN}}=2.7$ |  | 70 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Low Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0.5$ |  | -70 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\text {OUT }}=-2 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ${ }^{2}$ | $\mathrm{I}_{\text {Out }}=3 \mathrm{~mA}, 6 \mathrm{~mA}$ |  | 0.55 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance ${ }^{3}$ |  |  | 10 | pF |
| $\mathrm{C}_{\text {CLK }}$ | CLK Pin Capacitance |  | 5 | 12 | pF |
| CIDSEL | IDSEL Pin Capacitance ${ }^{4}$ |  |  | 8 | pF |

## Notes:

1. Input leakage currents includehi-Z output leakage for all bi-directional buffers with tri-state outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull up must have 6 mA ; the latter include, FRAME\#, IRDY\#, IRDY\#, DEVSEL\#, STOP\#, SERR\#, PERR\#, LOCK\#, and, when used AD[63::32], C/BE[7::4]\#, PAR64, REQ64\#, and ACK64\#,
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK) with an exception granted to motherboard-only devices, which could be up to 16 pF , in order to accommodate PGA packaging. This would mean, in general, that components for expansion boards would need to use alternatives to ceramic PGA packaging (i.e., PQFP, SGA, etc.).
4. Lower capacitanceon this input-only pin allows for non-resistive coupling to $\mathrm{AD}[\mathrm{xx}]$.

## A54SX16P AC Specifications (5.0V PCI Operation)

Table 4 - AC Specifications for 5V Signaling

| Symbol | Parameter | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{OH}(\mathrm{AC})}$ | Switching <br> Current High ${ }^{1,2}$ <br> 1,3 <br> (Test Point) ${ }^{3}$ | $\begin{aligned} & 0<\mathrm{V}_{\text {OUT }} \leq 1.4 \\ & 1.4 \leq \mathrm{V}_{\text {OUT }}<2.4 \\ & 3.1<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\text {OUT }}=3.1 \end{aligned}$ | $\begin{gathered} -44 \\ -44+\left(\mathrm{V}_{\text {OUT }}-1.4\right) / 0.024 \end{gathered}$ | $\begin{aligned} & \text { Eq. A } \\ & -142 \end{aligned}$ | mA <br> mA <br> mA |
| $\mathrm{I}_{\text {OL(AC) }}$ | Switching ${ }^{1}$ Current High ${ }^{1}$ 1, 3 (Test Point) $^{3}$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }} \geq 2.2 \\ & 2.2>\mathrm{V}_{\text {OUT }}>0.55 \\ & 0.71>\mathrm{V}_{\text {OUT }}>0 \\ & \mathrm{~V}_{\text {OUT }}=0.71 \end{aligned}$ | $\begin{gathered} 95 \\ \mathrm{~V}_{\mathrm{OUT}} / 0.023 \end{gathered}$ | $\begin{gathered} \text { Eq. B } \\ 206 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CL}}$ | Low Clamp Current | $-5<\mathrm{V}_{\text {IN }} \leq-1$ | $-25+\left(\mathrm{V}_{\text {IN }}+1\right) / 0.015$ |  | mA |
| slew $_{\text {R }}$ | Output Rise Slew Rate ${ }^{4}$ | 0.4 V to 2.4 V load | 1 | 5 | $\mathrm{V} / \mathrm{ns}$ |
| slew $_{\text {F }}$ | Output Fall Slew Rate ${ }^{4}$ | 2.4V to 0.4V load | 1 | 5 | V/ns |

## Notes:

1. Refer to the V/I curves in Figure9. Switching current characteristics for REQ\#and GNT\#are permitted to be one half of that specified here; i.e, half size output drivers may be used on these signals. This specification does not apply to CLK and RST\#which are system outputs. "Switching Current High" specifi cation arenot relevant to SERR\#, INTA\#, INTB\#, INTC\#, and INTD\# which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is donein the pull-down curve). This differenceis intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums ( $A$ and $B$ ) are provided with the respective diagrams in Figure 9 . The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defi ned for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCl Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for sometime that have faster edge rates; ther efore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.


Figure 9 shows the $5.0 \mathrm{~V} \mathrm{PCl} \mathrm{V} / \mathrm{I}$ curve and the minimum and maximum PCl drive characteristics of the A54SX16P family.


Figure 9 • 5.0 V PCI Curvefor A54SX16P Family

Equation A :

$$
\begin{gathered}
\mathrm{I}_{\text {OH }}=11.9 *\left(\mathrm{~V}_{\text {OUT }}-5.25\right) *\left(\mathrm{~V}_{\text {OUT }}+2.45\right) \\
\\
\text { for } \mathrm{V}_{\text {CC }}>\mathrm{V}_{\text {OUT }}>3.1 \mathrm{~V}
\end{gathered}
$$

Equation B:

$$
\begin{gathered}
\mathrm{I}_{\mathrm{OL}}=78.5 * \mathrm{~V}_{\text {OUT }} *\left(4.4-\mathrm{V}_{\text {OUT }}\right) \\
\\
\text { for } 0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<0.71 \mathrm{~V}
\end{gathered}
$$

## A54SX16P DC Specifications (3.3V PCI Operation)

Table 5 - DC specifications for 3.3V Signaling

| Symbol | Parameter | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}$ | Supply Voltage for Array |  | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {CCR }}$ | Supply Voltage required for Internal Biasing |  | 3.0 | 3.6 | V |
| $\mathrm{V}_{\mathrm{CCI}}$ | Supply Voltage for IOs |  | 3.0 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.5 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| IIPU | Input Pull-up Voltage ${ }^{1}$ |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage Current ${ }^{2}$ | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {CC }}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\text {OUT }}=-500 \mu \mathrm{~A}$ | $0.9 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\text {OUT }}=1500 \mu \mathrm{~A}$ |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance ${ }^{3}$ |  |  | 10 | pF |
| $\mathrm{C}_{\text {CLK }}$ | CLK Pin Capacitance |  | 5 | 12 | pF |
| $\mathrm{C}_{\text {IDSEL }}$ | IDSEL Pin Capacitance ${ }^{4}$ |  |  | 8 | pF |

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
2. Input leakage currents includehi-Z output leakagefor all bi-directional buffers with tri-stateoutputs.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK) with an exception granted to motherboard-only devices, which could be up to 16 pF , in order to accommodate PGA packaging. This would mean in general that components for expansion boards would need to use alternatives to ceramic PGA packaging. This would mean in general that components for expansion boards would need to use alternatives to ceramic packaging; i.e., PQFP, SGA, etc.
4. Lower capacitance on this input-only pin allows for non-resistivecoupling to $A D[x x]$.

## A54SX16P AC Specifications (3.3V PCI Operation)

Table 6 - AC Specifications for 3.3V Signaling

| Symbol | Parameter | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IOH}_{(\mathrm{AC}}$ | Switching ${ }^{1}$ <br> Current High ${ }^{1}$ <br> 1,2 <br> (Test Point) ${ }^{2}$ | $\begin{aligned} & 0<\mathrm{V}_{\mathrm{OUT}} \leq 0.3 \mathrm{~V}_{\mathrm{CC}} \\ & 0.3 \mathrm{~V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{OUT}}<0.9 \mathrm{~V}_{\mathrm{CC}} \\ & 0.7 \mathrm{~V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{OUT}}<\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{OUT}}=0.7 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{gathered} -12 \mathrm{~V}_{\mathrm{CC}} \\ -17.1+\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OUT}}\right) \end{gathered}$ | $\begin{gathered} \text { Eq. C } \\ -32 V_{C C} \end{gathered}$ | mA <br> mA <br> mA |
| $\mathrm{I}_{\text {OL(AC) }}$ | Switching ${ }^{1}$ <br> Current High ${ }^{1}$ <br> 1,2 <br> $\left(\right.$ Test Point) ${ }^{2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{OUT}} \geq 0.6 \mathrm{~V}_{\mathrm{CC}} \\ & 0.6 \mathrm{~V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{OUT}}>0.1 \mathrm{~V}_{\mathrm{CC}} \\ & 0.18 \mathrm{~V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{OUT}}>0 \\ & \mathrm{~V}_{\mathrm{OUT}}=0.18 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{gathered} 16 \mathrm{~V}_{\mathrm{CC}} \\ 26.7 \mathrm{~V}_{\mathrm{OUT}} \end{gathered}$ | Eq. D <br> $38 V_{C C}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CL}}$ | Low Clamp Current | $-3<\mathrm{V}_{\text {IN }} \leq-1$ | $-25+\left(V_{\text {IN }}+1\right) / 0.015$ |  | mA |
| $\mathrm{I}_{\mathrm{CH}}$ | High Clamp Current | $-3<\mathrm{V}_{\text {IN }} \leq-1$ | $25+\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}-1\right) / 0.015$ |  | mA |
| slew $_{\text {R }}$ | Output Rise Slew Rate ${ }^{3}$ | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.6 \mathrm{~V}_{\mathrm{CC}}$ load | 1 | 4 | V/ns |
| slew $_{\text {F }}$ | Output Fall Slew Rate ${ }^{3}$ | $0.6 \mathrm{~V}_{\text {CC }}$ to $0.2 \mathrm{~V}_{\text {CC }}$ load | 1 | 4 | V/ns |

Notes:

1. Refer to theV/I curves in Figure 10. Switching current characteristics for REQ\#and GNT\#are permitted to be one half of that specified here; i.e, half size output drivers may be used on these signals. This specification does not apply to CLK and RST\# which are system outputs. "Switching Current High" specifi cation arenot relevant to SERR\#, INTA\#, INTB\#, INTC\#, and INTD\#which are open drain outputs.
2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums ( $C$ and $D$ ) are provided with the respective diagrams in Figure 10. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defi ned for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Riseslew ratedoes not apply to open drain outputs.


Figure 10 shows the $3.3 \mathrm{~V} \mathrm{PCI} \mathrm{V} / \mathrm{I}$ curve and the minimum and maximum PCl drive characteristics of the A54SX16P family.


Figure 10 • 3.3 V PCI Curvefor A54SX16P Family

Equation C:

$$
\begin{gathered}
\mathrm{I}_{\text {OH }}=\left(98.0 / \mathrm{V}_{\mathrm{CC}}\right) *\left(\mathrm{~V}_{\text {OUT }}-\mathrm{V}_{\text {CC }}\right) *\left(\mathrm{~V}_{\text {OUT }}+0.4 \mathrm{~V}_{\text {CC }}\right) \\
\quad \text { for } \mathrm{V}_{\text {CC }}>\mathrm{V}_{\text {OUT }}>0.7 \mathrm{~V}_{\text {CC }}
\end{gathered}
$$

Equation D:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{OL}}= & \left(256 / \mathrm{V}_{\mathrm{CC}}\right) * \mathrm{~V}_{\text {OUT }} *\left(\mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\text {OUT }}\right) \\
& \text { for } 0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<0.18 \mathrm{~V}_{\text {CC }}
\end{aligned}
$$

## Power-Up Sequencing

| $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCR }}$ | $\mathrm{V}_{\mathrm{CCI}}$ | Power-Up Sequence | Comments |
| :---: | :---: | :---: | :---: | :---: |
| A54SX08, A54SX16, A54SX32 |  |  |  |  |
| 3.3V | 5.0V | 3.3 V | 5.0V First <br> 3.3V Second | No possible damage to device. |
|  |  |  | 3.3V First <br> 5.0V Second | No possible damage to device. |
| A54SX16P |  |  |  |  |
| 3.3 V | 3.3 V | 3.3 V | 3.3V Only | No possible damage to device. |
| 3.3 V | 5.0 V | 3.3 V | 5.0V First <br> 3.3V Second | No possible damage to device. |
|  |  |  | 3.3V First <br> 5.0V Second | Possible damage to device. |
| 3.3 V | 5.0 V | 5.0V | 5.0V First <br> 3.3V Second | No possible damage to device. |
|  |  |  | 3.3V First <br> 5.0V Second | No possible damage to device. |

## Power-Down Sequencing

| $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCR }}$ | $\mathrm{V}_{\mathrm{CCI}}$ | Power-Down Sequence | Comments |
| :---: | :---: | :---: | :---: | :---: |
| A54SX08, A54SX16, A54SX32 |  |  |  |  |
| 3.3V | 5.0V | 3.3 V | 5.0V First 3.3V Second | No possible damage to device. |
|  |  |  | 3.3V First <br> 5.0V Second | No possible damage to device. |
| A54SX16P |  |  |  |  |
| 3.3 V | 3.3 V | 3.3 V | 3.3V Only | No possible damage to device. |
| 3.3 V | 5.0 V | 3.3 V | 5.0V First <br> 3.3V Second | Possible damage to device. |
|  |  |  | 3.3V First 5.0V Second | No possible damage to device. |
| 3.3 V | 5.0V | 5.0V | 5.0V First <br> 3.3V Second | No possible damage to device. |
|  |  |  | 3.3V First <br> 5.0V Second | No possible damage to device. |

## Evaluating Power in 54SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- Estimate the power consumption of the application.
- Calculate the maximum power allowed for the device and package.
- Compare the estimated power and maximum power values.


## Estimating Power Consumption

The total power dissipation for the 54SX family is the sum of the DC power dissipation and the AC power dissipation. Use Equation 1 to calculate the estimated power consumption of your application.
$P_{\text {Total }}=P_{D C}+P_{A C}$

## DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown below for commercial, worst case conditions $\left(70^{\circ} \mathrm{C}\right)$.

| $\mathrm{I}_{\text {CC }}$ | $\mathrm{V}_{\text {CC }}$ | Power |
| :---: | :---: | :---: |
| 4 mA | 3.6 V | 14.4 mW |

The DC power dissipation is defined in Equation 2 as follows:
$P_{D C}=\left(I_{\text {standby }}\right) * V_{C C A}+\left(I_{\text {standby }}\right) * V_{C C R}+$
$\left(I_{\text {standby }}\right) * \mathrm{~V}_{\mathrm{CCI}}+x^{*} \mathrm{~V}_{\mathrm{OL}}{ }^{*} \mathrm{I}_{\mathrm{OL}}+\mathrm{y}^{*}\left(\mathrm{~V}_{\mathrm{CCI}}-\mathrm{V}_{\mathrm{OH}}\right) * \mathrm{~V}_{\mathrm{OH}}$

## AC Power Dissipation

The power dissipation of the 54SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance and power supply voltage. The AC power dissipation is defined as follows:
$P_{\text {AC }}=P_{\text {Module }}+P_{\text {RCLKA Net }}+P_{\text {RCLKB Net }}+P_{\text {HCLK Net }}+$
$P_{\text {Output Buffer }}+P_{\text {Input Buffer }}$

```
\(P_{A C}=V_{C C A} 2 *\left[\left(m * C_{E Q M} * f_{m}\right)_{\text {Module }}+\right.\)
\(\left(n * C_{E Q I} * f_{n}\right)_{\text {Input Buffer }}+\left(p *\left(C_{E Q O}+C_{L}\right) * f_{p}\right)_{\text {Output Buffer }}+\)
\(\left(0.5 *\left(q_{1} * C_{E Q C R} * f_{q 1}\right)+\left(r_{1} * f_{q 1}\right)\right)_{\text {RCLKA }}+\)
\(\left(0.5 *\left(q_{2} * C_{E Q C R} * f_{q_{2}}\right)+\left(r_{2} * f_{q_{2}}\right)\right)_{\text {RCLKB }}+\)
\(\left.\left(0.5 *\left(\mathrm{~s}_{1} * \mathrm{C}_{\mathrm{EQHV}} * \mathrm{f}_{\mathrm{S} 1}\right)+\left(\mathrm{C}_{\mathrm{EQHF}} * \mathrm{f}_{\mathrm{S} 1}\right)\right)_{\text {HCLK }}\right]\)

\section*{Definition of Terms Used in Formula}
\(\mathrm{m} \quad=\) Number of logic modules switching at \(f_{m}\)
\(n \quad=\) Number of input buffers switching at \(f_{n}\)
\(p=\) Number of output buffers switching at \(f_{p}\)
\(q_{1} \quad=\) Number of clock loads on the first routed array clock
\(q_{2}=\) Number of clock loads on the second routed array clock
\(x \quad=\) Number of I/Os at logic low
\(\mathrm{y} \quad=\) Number of I/Os at logic high
\(r_{1}=\) Fixed capacitance due to first routed array clock
\(r_{2}=\) Fixed capacitance due to second routed array clock
\(s_{1} \quad=\) Number of clock loads on the dedicated array clock
\(\mathrm{C}_{\mathrm{EQM}}=\) Equivalent capacitance of logic modules in pF
\(\mathrm{C}_{\mathrm{EQI}}=\) Equivalent capacitance of input buffers in pF
\(\mathrm{C}_{\mathrm{EQO}}=\) Equivalent capacitance of output buffers in pF
\(C_{E Q C R}=\) Equivalent capacitance of routed array clock in pF
\(\mathrm{C}_{\mathrm{EQHV}}=\) Variable capacitance of dedicated array clock
\(\mathrm{C}_{\mathrm{EQHF}}=\) Fixed capacitance of dedicated array clock
\(C_{L} \quad=\) Output lead capacitance in pF
\(\mathrm{f}_{\mathrm{m}} \quad=\) Average logic module switching rate in MHz
\(f_{n} \quad=\) Average input buffer switching rate in MHz
\(\mathrm{f}_{\mathrm{p}} \quad=\) Average output buffer switching rate in MHz
\(\mathrm{f}_{\mathrm{q} 1}=\) Average first routed array clock rate in MHz
\(\mathrm{f}_{\mathrm{q} 2}=\) Average second routed array clock rate in MHz
\(\mathrm{f}_{\mathrm{s} 1}=\) Average dedicated array clock rate in MHz

\section*{\(C_{\text {eq }}\) Values}
\begin{tabular}{lcccc} 
& A54SX08 & A54SX16 & A54SX16P & A54SX32 \\
\(C_{E Q M}(p F)\) & 4.0 & 4.0 & 4.0 & 4.0 \\
\(C_{E Q I}(p F)\) & 3.4 & 3.4 & 3.4 & 3.4 \\
\(C_{E Q O}(p F)\) & 4.7 & 4.7 & 4.7 & 4.7 \\
\(C_{E Q C R}(p F)\) & 1.6 & 1.6 & 1.6 & 1.6 \\
\(C_{E Q H V}\) & 0.615 & 0.615 & 0.615 & 0.615 \\
\(C_{E Q H F}\) & 60 & 96 & 96 & 140 \\
\(r_{1}(p F)\) & 87 & 138 & 138 & 171 \\
\(r_{2}(p F)\) & 87 & 138 & 138 & 171
\end{tabular}

\section*{Guidelines for Calculating Power Consumption}

The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are as follows:
\[
\begin{aligned}
& \text { Logic Modules (m) = 20\% of modules } \\
& \text { Inputs Switching (n) = \#inputs/4 } \\
& \text { Outputs Switching (p) = \#output/4 } \\
& \text { First Routed Array Clock Loads ( } \mathrm{q}_{1} \text { ) = 20\% of register } \\
& \text { cells } \\
& \text { Second Routed Array Clock Loads }\left(\mathrm{q}_{2}\right)=20 \% \text { of register } \\
& \text { cells } \\
& \text { Load Capacitance ( } \mathrm{C}_{\mathrm{L}} \text { ) }=35 \mathrm{pF} \\
& \text { Average Logic Module Switching Rate }=\mathrm{f} / 10 \\
& \text { ( } f_{m} \text { ) } \\
& \text { Average Input Switching Rate }\left(\mathrm{f}_{\mathrm{n}}\right) \quad=\mathrm{f} / 5 \\
& \text { Average Output Switching Rate }\left(f_{p}\right) \quad=f / 10 \\
& \text { Average First Routed Array Clock Rate }=\mathrm{f} / 2 \\
& \text { ( } \mathrm{f}_{\mathrm{q} 1} \text { ) } \\
& \text { Average Second Routed Array Clock }=\mathrm{f} / 2 \\
& \text { Rate ( } \mathrm{f}_{\mathrm{q} 2} \text { ) } \\
& \text { Average Dedicated Array Clock Rate }=\mathrm{f} \\
& \text { ( } \mathrm{f}_{\mathrm{s} 1} \text { ) } \\
& \text { Dedicated Clock Array clock loads ( } \mathrm{s}_{1} \text { ) = 20\% of regular } \\
& \text { modules }
\end{aligned}
\]

\section*{Sample Power Calculation}

One of the designs used to characterize the A54SX family was a 528 bit serial in serial out shift register. The design utilized \(100 \%\) of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz . Shifting in a series of 0101... caused \(50 \%\) of the flip-flops to toggle from low to high at every clock cycle.
Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.
The total power dissipation for the 54SX family is the sum of the AC power dissipation and the DC power dissipation.
\[
\begin{equation*}
\left.\mathrm{P}_{\text {Total }}=\mathrm{P}_{\mathrm{AC}} \text { (dynamic power) }+\mathrm{P}_{\mathrm{DC}} \text { (static power }\right) \tag{5}
\end{equation*}
\]

\section*{AC Power Dissipation}
\(P_{\text {AC }}=P_{\text {Module }}+P_{\text {RCLKA Net }}+P_{\text {RCLKB Net }}+P_{\text {HCLK Net }}+\)
\(P_{\text {Output Buffer }}+P_{\text {Input Buffer }}\)

Step \#1: Define Terms Used in Formula
\(V_{\text {CCA }}\)
3.3

Module
Number of logic modules switching at \(f_{m} \quad m \quad 264\) (Used 50\%)
Average logic modules switching rate \(\quad f_{m} \quad 20\)
\(\mathrm{f}_{\mathrm{m}}(\mathrm{MHz})\) (Guidelines: \(\mathrm{f} / 10\) )
Module capacitance \(\mathrm{C}_{\mathrm{EQM}}\) (pF) \(\quad \mathrm{C}_{\mathrm{EQM}} 4.0\)
Input Buffer
\(\begin{array}{lll}\text { Number of input buffers switching at } f_{n} & n & 1 \\ \text { Average input switching rate } f_{n}(M H z) & f_{n} & 40\end{array}\)
\begin{tabular}{lll} 
(Guidelines: \(f / 5\) ) \\
Input buffer capacitance \(\mathrm{C}_{\mathrm{EQI}}(\mathrm{pF})\) & \(\mathrm{C}_{\mathrm{EQI}}\) & 3.4
\end{tabular}

Output Buffer
\(\begin{array}{lll}\text { Number of output buffers switching at } f_{p} & p & 1 \\ \text { Average output buffers switching rate } & f_{p} & 20\end{array}\)
\(\mathrm{f}_{\mathrm{p}}(\mathrm{MHz})\) (Guidelines: \(\mathrm{f} / 10\) )
Output buffers buffer Capacitance \(\mathrm{C}_{\mathrm{EQO}}(\mathrm{pF}) \mathrm{C}_{\mathrm{EQO}} 4.7\)
Output Load capacitance \(C_{L}(p F) \quad C_{L} \quad 35\)
RCLKA
Number of Clock loads \(q_{1} \quad q_{1} \quad 528\)
Capacitance of routed array clock (pF) \(\quad \mathrm{C}_{\mathrm{EQCR}} 1.6\)
Average clock rate (MHz) \(\quad \mathrm{f}_{\mathrm{q} 1} \quad 200\)
Fixed capacitance (pF) \(\quad \mathrm{r}_{1} 138\)
RCLKB
Number of Clock loads \(q_{2} \quad q_{2} \quad 0\)
Capacitance of routed array clock (pF) \(\quad \mathrm{C}_{\mathrm{EQCR}} 1.6\)
Average clock rate (MHz) \(\quad \mathrm{f}_{\mathrm{q} 2} \quad 0\)
Fixed capacitance (pF) \(\quad r_{2} 138\)
HCLK
Number of Clock loads \(\quad s_{1} 0\)
Variable capacitance of dedicated \(\quad \mathrm{C}_{\text {EQHV }} 0.615\)
array clock (pF)
Fixed capacitance of dedicated \(\quad \mathrm{C}_{\mathrm{EQHF}} 96\)
array clock (pF)
Average clock rate (MHz) \(\quad \mathrm{f}_{\mathrm{sl}} 0\)

Step \#2: Calculate Dynamic Power Consumption
\(\mathrm{V}_{\mathrm{CCA}} \mathrm{V}_{\mathrm{CCA}}\)
\(m^{*} f_{m} * C_{E Q M}\)
10.89
\(n^{*} f_{n} * C_{E Q I}\)
0.02112
\(p^{* f_{p}} *\left(C_{E Q O}+C_{L}\right)\)
\(0.5^{*}\left(q_{1}{ }^{*} C_{E Q C R}{ }^{* f_{q 1}}\right)+\left(r_{1}{ }^{* f} q_{q 1}\right)\)
\(0.5 *\left(q_{2} C_{E Q C R}{ }^{* f_{q 2}}\right)+\left(r_{2} * f_{q 2}\right)\)
\(0.5 *\left(\mathrm{~s}_{1} * \mathrm{C}_{\mathrm{EQHV}} * \mathrm{f}_{\mathrm{S} 1}\right)+\left(\mathrm{C}_{\mathrm{EQHF}} * \mathrm{f}_{\mathrm{S} 1}\right)\)
\(P_{\text {AC }}=1.461 \mathrm{~W}\)

\section*{Step \#3: Calculate DC Power Dissipation}

\section*{DC Power Dissipation}
\(P_{D C}=\left(I_{\text {standby }}\right) * V_{C C A}+\left(I_{\text {standby }}\right) * V_{C C R}+\left(I_{\text {standby }}\right) * V_{C C I}+\)
\(X * V_{O L}{ }^{*} I_{O L}+Y^{*}\left(V_{C C I}-V_{O H}\right) * V_{O H}\)
For a rough estimate of DC Power Dissipation, only use \(P_{D C}=\left(I_{\text {standby }}\right) * V_{C C A}\). The rest of the formula provides a very small number that can be considered negligible.
\(P_{D C}=\left(I_{\text {standby }}\right) * V_{C C A}\)
\(P_{D C}=.55 \mathrm{~mA} * 3.3 \mathrm{~V}\)
\(P_{D C}=0.001815 \mathrm{~W}\)
Step \#4: Calculate Total Power Consumption
\(P_{\text {Total }}=P_{A C}+P_{D C}\)
\(P_{\text {Total }}=1.461+0.001815\)
\(\mathrm{P}_{\text {Total }}=1.4628 \mathrm{~W}\)
Step \#5: Compare E stimated Power Consumption against
Characterized Power Consumption
The estimated total power consumption for this design is 1.46 W . The characterized power consumption for this design at 200 MHz is 1.0164 W . Figure 11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz .


Figure 11 • Power Dissipation

\section*{Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) )}

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use Equation 4, shown below, to calculate junction temperature.
\[
\begin{equation*}
\text { J unction Temperature }=\Delta \mathrm{T}+\mathrm{T}_{\mathrm{a}} \tag{4}
\end{equation*}
\]

Where:
\(T_{a}=\) Ambient Temperature
\(\Delta \mathrm{T}=\) Temperature gradient between junction (silicon) and ambient
\(\Delta \mathrm{T}=\theta_{\mathrm{ja}} * \mathrm{P}\)

P = Power calculated from Estimating Power Consumption section
\(\theta_{\mathrm{ja}}=J\) unction to ambient of package. \(\theta_{\mathrm{ja}}\) numbers are
located in Package Thermal Characteristics section.

\section*{Package Thermal Characteristics}

The device junction to case thermal characteristic is \(\theta_{\mathrm{j} \text {, }}\) and the junction to ambient air characteristic is \(\theta_{\mathrm{ja}}\). The thermal characteristics for \(\theta_{\mathrm{ja}}\) are shown with two different air flow rates.
The maximum junction temperature is \(150^{\circ} \mathrm{C}\).
A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

Maximum Power Allowed \(=\frac{\text { Max. junction temp. }\left({ }^{\circ} \mathrm{C}\right)-\text { Max. ambient temp. }\left({ }^{\circ} \mathrm{C}\right)}{\theta_{\mathrm{jA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}=\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{28^{\circ} \mathrm{C} / \mathrm{W}}=2.86 \mathrm{~W}\)
\begin{tabular}{|lccccc|}
\hline Package Type & Pin Count & \(\theta_{\mathbf{j c}}\) & \begin{tabular}{c}
\(\theta_{\text {ja }}\) \\
Still Air
\end{tabular} & \begin{tabular}{c}
\(\theta_{\text {ja }}\) \\
\(\mathbf{3 0 0} \mathbf{f t / m i n}\)
\end{tabular} & Units \\
\hline Plastic Leaded Chip Carrier (PLCC) & 84 & 12 & 32 & 22 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Thin Quad Flatpack (TQFP) & 144 & 10 & 32 & 24 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Thin Quad Flatpack (TQFP) & 176 & 11 & 28 & 21 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Very Thin Quad Flatpack (VQFP) & 100 & 11 & 38 & 32 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Plastic Quad Flatpack (PQFP) with Heat Spreader & 208 & 8 & 18 & 14 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Plastic Ball Grid Array (PBGA) & 329 & 3 & 18 & 13.5 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Plastic Ball Grid Array (PBGA) & 313 & 8 & 25 & 21 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Plastic Ball Grid Array (PBGA) & 272 & 3 & 20 & 14.5 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Temperature and Voltage Derating
Factors
\begin{tabular}{|c|ccccc|c|c|}
\hline & \multicolumn{7}{|c|}{ Junction Temperature ( \(\left.\mathbf{T}_{\mathbf{J}}\right)\)} \\
\cline { 2 - 8 } \(\mathbf{V}_{\text {cCA }}\) & \(\mathbf{- 5 5}\) & \(\mathbf{- 4 0}\) & \(\mathbf{0}\) & \(\mathbf{2 5}\) & \(\mathbf{7 0}\) & \(\mathbf{8 5}\) & \(\mathbf{1 2 5}\) \\
\hline \(\mathbf{3 . 0}\) & 0.75 & 0.78 & 0.87 & 0.89 & 1.00 & 1.04 & 1.16 \\
3.3 & 0.70 & 0.73 & 0.82 & 0.83 & 0.93 & 0.97 & 1.08 \\
\(\mathbf{3 . 6}\) & 0.66 & 0.69 & 0.77 & 0.78 & 0.87 & 0.92 & 1.02 \\
\hline
\end{tabular}

\section*{54SX Timing Model*}

*Values shown for A54SX08-3, worst-case commercial conditions.

\section*{Hard-Wired Clock}

External Set-Up \(=t_{\text {INY }}+\mathrm{t}_{\text {IRDI }}+\mathrm{t}_{\text {SUD }}-\mathrm{t}_{\text {HCKH }}\)
\[
=1.5+0.3+0.5-1.0=1.3 \mathrm{~ns}
\]

Clock-to-Out (Pin-to-Pin)
\[
\begin{aligned}
& =t_{\mathrm{HCKH}}+\mathrm{t}_{\mathrm{RCO}}+\mathrm{t}_{\mathrm{RD1}}+\mathrm{t}_{\mathrm{DHL}} \\
& =1.0+0.8+0.3+1.6=3.7 \mathrm{~ns}
\end{aligned}
\]

\section*{Routed Clock}
\[
\begin{aligned}
\text { External Set-Up } & =\mathrm{t}_{\text {INY }}+\mathrm{t}_{\text {IRD1 }}+\mathrm{t}_{\text {SUD }}-\mathrm{t}_{\text {RCKH }} \\
& =1.5+0.3+0.5-1.5=0.8 \mathrm{nS}
\end{aligned}
\]

Clock-to-Out (Pin-to-Pin)
\[
\begin{aligned}
& =\mathrm{t}_{\mathrm{RCKH}}+\mathrm{t}_{\mathrm{RCO}}+\mathrm{t}_{\mathrm{RD} 1}+\mathrm{t}_{\mathrm{DHL}} \\
& =1.52+0.8+0.3+1.6=4.2 \mathrm{~ns}
\end{aligned}
\]

\section*{Output Buffer Delays}


\section*{AC Test Loads}

Load 1
(Used to measure propagation delay)
To the output under test


Load 2
(Used to measure enable delays)


Load 3
(Used to measure disable delays)


\section*{Input Buffer Delays}


\section*{C-Cell Delays}


\section*{Register Cell Timing Characteristics}

Flip-Flops


PRESET

\section*{Timing Characteristics}

Timing characteristics for 54SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all 54SX family members. Internal routing delays are device dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

\section*{Critical Nets and Typical Nets}

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to \(6 \%\) of the nets in a design may be designated as critical, while \(90 \%\) of the nets in a design are typical.

\section*{Long Tracks}

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to \(6 \%\) of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout ( \(\mathrm{FO}=24\) ) routing delays in the data sheet specifications section.

\section*{Timing Derating}

54SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

\section*{A54SX08 Timing Characteristics}
(Worst-Case Commercial Conditions, \(\mathbf{V}_{\text {CCR }}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCI}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{C-Cell Propagation Delays \({ }^{1}\)} & '-3' Speed & '-2' Speed & ' -1 ' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\text {PD }}\) & Internal Array Module & 0.6 & 0.7 & 0.8 & 0.9 & ns \\
\hline \multicolumn{2}{|l|}{Predicted Routing Delays \({ }^{2}\)} & & & & & \\
\hline \begin{tabular}{l}
\(t_{D C}\) \\
\(\mathrm{t}_{\mathrm{FC}}\) \\
\(t_{\text {RD1 }}\) \\
\(t_{\text {RD2 }}\) \\
trD3 \\
\(t_{\text {RD4 }}\) \\
\(t_{\text {RD8 }}\) \\
\(t_{\text {RD12 }}\)
\end{tabular} & \begin{tabular}{l}
FO=1 Routing Delay, Direct Connect \\
FO=1 Routing Delay, Fast Connect \\
FO=1 Routing Delay \\
FO=2 Routing Delay \\
FO=3 Routing Delay \\
FO=4 Routing Delay \\
FO=8 Routing Delay \\
FO=12 Routing Delay
\end{tabular} & \[
\begin{aligned}
& \hline 0.1 \\
& 0.3 \\
& 0.3 \\
& 0.6 \\
& 0.8 \\
& 1.0 \\
& 1.9 \\
& 2.8
\end{aligned}
\] & \[
\begin{aligned}
& \hline 0.1 \\
& 0.4 \\
& 0.4 \\
& 0.7 \\
& 0.9 \\
& 1.2 \\
& 2.2 \\
& 3.2
\end{aligned}
\] & \[
\begin{aligned}
& \hline 0.1 \\
& 0.4 \\
& 0.4 \\
& 0.8 \\
& 1.0 \\
& 1.4 \\
& 2.5 \\
& 3.7
\end{aligned}
\] & 0.1
0.5
0.5
0.9
1.2
1.6
2.9
4.3 & ns ns ns ns ns ns ns ns \\
\hline \multicolumn{2}{|l|}{R-Cell Timing} & & & & & \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\mathrm{RCO}}\) tclR tPRESET \(t_{\text {SUD }}\) \(t_{\text {HD }}\) \\
twasyn
\end{tabular} & \begin{tabular}{l}
Sequential Clock-to-Q \\
Asynchronous Clear-to-Q \\
Asynchronous Preset-to-Q \\
Flip-Flop Data Input Set-Up \\
Flip-Flop Data Input Hold \\
Asynchronous Pulse Width
\end{tabular} & \(\begin{array}{ll} & 0.8 \\ & 0.5 \\ & 0.7 \\ 0.5 & \\ 0.0 & \\ 1.4 & \end{array}\) & \begin{tabular}{ll} 
& 1.1 \\
& 0.6 \\
& 0.8 \\
0.5 & \\
0.0 & \\
1.6 &
\end{tabular} & \begin{tabular}{ll} 
& 1.2 \\
& 0.7 \\
& 0.9 \\
0.7 & \\
0.0 & \\
1.8 &
\end{tabular} & \(\begin{array}{ll} & 1.4 \\ & 0.8 \\ & 1.0 \\ 0.8 & \\ 0.0 & \\ 2.1 & \end{array}\) & ns
ns
ns
ns
ns
ns \\
\hline
\end{tabular}

Notes:
1. For dual-module macros, use \(t_{P D}+t_{R D 1}+t_{P D n}, t_{R C O}+t_{R D 1}+t_{P D n}\) or \(t_{P D 1}+t_{R D 1}+t_{S U D}\), whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-routetiming analysis or simulation is required to determineactual worst-case performance. Post-routetiming is based on actual routing delay measurements performed on the devi ceprior to shipment.

\section*{A54SX08 Timing Characteristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module Input Propagation Delays} & ' -3 ' Speed & '-2' Speed & '-1' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\text {INYH }}\) & Input Data Pad-to-Y HIGH & 1.5 & 1.7 & 1.9 & 2.2 & ns \\
\hline \(\mathrm{t}_{\text {INYL }}\) & Input Data Pad-to-Y LOW & 1.5 & 1.7 & 1.9 & 2.2 & ns \\
\hline \multicolumn{7}{|l|}{Predicted Input Routing Delays \({ }^{1}\)} \\
\hline tIRD1 & FO=1 Routing Delay & 0.3 & 0.4 & 0.4 & 0.5 & ns \\
\hline \(\mathrm{t}_{\text {IRD2 }}\) & FO=2 Routing Delay & 0.6 & 0.7 & 0.8 & 0.9 & ns \\
\hline tIRD3 & FO=3 Routing Delay & 0.8 & 0.9 & 1.0 & 1.2 & ns \\
\hline \(\mathrm{t}_{\text {IRD4 }}\) & FO=4 Routing Delay & 1.0 & 1.2 & 1.4 & 1.6 & ns \\
\hline tiRD8 & FO=8 Routing Delay & 1.9 & 2.2 & 2.5 & 2.9 & ns \\
\hline tIRD12 & FO=12 Routing Delay & 2.8 & 3.2 & 3.7 & 4.3 & ns \\
\hline
\end{tabular}

Note:
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-routetiming analysis or simulation is required to determineactual worst-case performance. Post-routetiming is based on actual routing delay measurements performed on the devi ceprior to shipment.
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module - TTL Output Timing \({ }^{1}\)} & '-3' Speed & '-2' Speed & '-1' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Data-to-Pad LOW to HIGH & 1.6 & 1.9 & 2.1 & 2.5 & ns \\
\hline \(\mathrm{t}_{\text {DHL }}\) & Data-to-Pad HIGH to LOW & 1.6 & 1.9 & 2.1 & 2.5 & ns \\
\hline \(\mathrm{t}_{\text {ENZL }}\) & Enable-to-Pad, Z to L & 2.1 & 2.4 & 2.8 & 3.2 & ns \\
\hline \(\mathrm{t}_{\text {ENZH }}\) & Enable-to-Pad, Z to H & 2.3 & 2.7 & 3.1 & 3.6 & ns \\
\hline \(\mathrm{t}_{\text {ENLZ }}\) & Enable-to-Pad, L to Z & 1.4 & 1.7 & 1.9 & 2.2 & ns \\
\hline tENHZ & Enable-to-Pad, H to Z & 1.3 & 1.5 & 1.7 & 2.0 & ns \\
\hline
\end{tabular}

\section*{Note:}
1. Delays based on \(35 p F\) loading, except \(t_{E N Z L}\) and \(t_{E N Z H}\). For \(t_{E N Z L}\) and \(t_{E N Z H}\) the oading is \(5 p F\).

\section*{A54SX08 Timing Characteristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Dedicated (Hard-Wired) Array Clock Network} & \multicolumn{2}{|l|}{'-3' Speed} & \multicolumn{2}{|l|}{'-2' Speed} & \multicolumn{2}{|l|}{' -1 ' Speed} & \multicolumn{2}{|l|}{'Std' Speed} & \\
\hline Parameter & Description & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Units \\
\hline \(\mathrm{t}_{\text {HCKH }}\) & \begin{tabular}{l}
Input LOW to HIGH \\
(Pad to R-Cell Input)
\end{tabular} & & 1.0 & & 1.1 & & 1.3 & & 1.5 & ns \\
\hline \(\mathrm{t}_{\mathrm{HCKL}}\) & Input HIGH to LOW (Pad to R-Cell Input) & & 1.0 & & 1.2 & & 1.4 & & 1.6 & ns \\
\hline \(\mathrm{t}_{\text {HPW }}\) & Minimum Pulse Width HIGH & 1.4 & & 1.6 & & 1.8 & & 2.1 & & ns \\
\hline \(\mathrm{t}_{\text {HPWL }}\) & Minimum Pulse Width LOW & 1.4 & & 1.6 & & 1.8 & & 2.1 & & ns \\
\hline thCKSW & Maximum Skew & & 0.1 & & 0.2 & & 0.2 & & 0.2 & ns \\
\hline \(\mathrm{t}_{\mathrm{HP}}\) & Minimum Period & 2.7 & & 3.1 & & 3.6 & & 4.2 & & ns \\
\hline \(\mathrm{f}_{\text {HMAX }}\) & Maximum Frequency & & 350 & & 320 & & 280 & & 240 & MHz \\
\hline \multicolumn{2}{|l|}{Routed Array Clock Networks} & & & & & & & & & \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (Light Load) (Pad to R-Cell Input) & & 1.3 & & 1.5 & & 1.7 & & 2.0 & ns \\
\hline \(t_{\text {RCKL }}\) & Input HIGH to LOW (Light Load) (Pad to R-Cell Input) & & 1.4 & & 1.6 & & 1.8 & & 2.1 & ns \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) & & 1.4 & & 1.7 & & 1.9 & & 2.2 & ns \\
\hline \(t_{\text {RCKL }}\) & Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) & & 1.5 & & 1.7 & & 2.0 & & 2.3 & ns \\
\hline \(t_{\text {RCKH }}\) & Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) & & 1.5 & & 1.7 & & 1.9 & & 2.2 & ns \\
\hline \(\mathrm{t}_{\text {RCKL }}\) & Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) & & 1.5 & & 1.8 & & 2.0 & & 2.3 & ns \\
\hline \(\mathrm{t}_{\text {RPW }}\) & Min. Pulse Width HIGH & 2.1 & & 2.4 & & 2.7 & & 3.2 & & ns \\
\hline \(\mathrm{t}_{\text {RPWL }}\) & Min. Pulse Width LOW & 2.1 & & 2.4 & & 2.7 & & 3.2 & & ns \\
\hline treksw & Maximum Skew (Light Load) & & 0.1 & & 0.2 & & 0.2 & & 0.2 & ns \\
\hline trcksw & Maximum Skew (50\% Load) & & 0.3 & & 0.3 & & 0.4 & & 0.4 & ns \\
\hline trcksw & Maximum Skew (100\% Load) & & 0.3 & & 0.3 & & 0.4 & & 0.4 & ns \\
\hline
\end{tabular}

\section*{A54SX16 Timing Characteristics}
(Worst-Case Commercial Conditions, \(\mathbf{V}_{\text {CCR }}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCI}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{C-Cell Propagation Delays \({ }^{1}\)} & \multicolumn{2}{|l|}{'-3' Speed} & \multicolumn{2}{|l|}{'-2' Speed} & \multicolumn{2}{|l|}{' -1 ' Speed} & \multicolumn{2}{|l|}{'Std' Speed} & \\
\hline Parameter & Description & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Units \\
\hline \(\mathrm{t}_{\text {PD }}\) & Internal Array Module & & 0.6 & & 0.7 & & 0.8 & & 0.9 & ns \\
\hline \multicolumn{2}{|l|}{Predicted Routing Delays \({ }^{2}\)} & & & & & & & & & \\
\hline \begin{tabular}{l}
\(t_{D C}\) \\
\(t_{\text {FC }}\) \\
\(t_{\text {RD1 }}\) \\
\(t_{\text {RD2 }}\) \\
\(t_{\text {RD3 }}\) \\
\(t_{\text {RD4 }}\) \\
\(\mathrm{t}_{\mathrm{RD} 8}\) \\
\(t_{\text {RD12 }}\)
\end{tabular} & \begin{tabular}{l}
FO=1 Routing Delay, Direct Connect \\
FO=1 Routing Delay, Fast Connect \\
FO=1 Routing Delay \\
FO=2 Routing Delay \\
FO=3 Routing Delay \\
FO=4 Routing Delay \\
FO=8 Routing Delay \\
FO=12 Routing Delay
\end{tabular} & & \[
\begin{aligned}
& \hline 0.1 \\
& 0.3 \\
& 0.3 \\
& 0.6 \\
& 0.8 \\
& 1.0 \\
& 1.9 \\
& 2.8
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.1 \\
& 0.4 \\
& 0.4 \\
& 0.7 \\
& 0.9 \\
& 1.2 \\
& 2.2 \\
& 3.2
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.1 \\
& 0.4 \\
& 0.4 \\
& 0.8 \\
& 1.0 \\
& 1.4 \\
& 2.5 \\
& 3.7
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.1 \\
& 0.5 \\
& 0.5 \\
& 0.9 \\
& 1.2 \\
& 1.6 \\
& 2.9 \\
& 4.3
\end{aligned}
\] & ns ns ns ns ns ns ns ns \\
\hline \multicolumn{2}{|l|}{R-Cell Timing} & & & & & & & & & \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\mathrm{RCO}}\) \\
\(t_{C L R}\) \\
tpreset \\
tsud \\
\(t_{H D}\) \\
twasyn
\end{tabular} & \begin{tabular}{l}
Sequential Clock-to-Q \\
Asynchronous Clear-to-Q \\
Asynchronous Preset-to-Q \\
Flip-Flop Data Input Set-Up \\
Flip-Flop Data Input Hold \\
Asynchronous Pulse Width
\end{tabular} & \[
\begin{aligned}
& 0.5 \\
& 0.0 \\
& 1.4
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 0.5 \\
& 0.7
\end{aligned}
\] & \[
\begin{aligned}
& 0.5 \\
& 0.0 \\
& 1.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 0.6 \\
& 0.8
\end{aligned}
\] & \[
\begin{aligned}
& 0.7 \\
& 0.0 \\
& 1.8
\end{aligned}
\] & \[
\begin{aligned}
& 1.2 \\
& 0.7 \\
& 0.9
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 0.0 \\
& 2.1
\end{aligned}
\] & 1.4
0.8
1.0 & ns
ns
ns
ns
ns
ns \\
\hline
\end{tabular}

Notes:
1. For dual-module macros, use \(t_{P D}+t_{R D 1}+t_{P D n}, t_{R C O}+t_{R D 1}+t_{P D D}\) or \(t_{P D 1}+t_{R D 1}+t_{\text {SUD }}\), whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-routetiming analysis or simulation is required to determineactual worst-case performance. Post-routetiming is based on actual routing delay measurements performed on thedevice prior to shipment.

\section*{A54SX16 Timing Characteristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module Input Propagation Delays} & '-3' Speed & '-2' Speed & '-1' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\mathrm{INYH}}\) & Input Data Pad-to-Y HIGH & 1.5 & 1.7 & 1.9 & 2.2 & ns \\
\hline \(\mathrm{t}_{\text {INYL }}\) & Input Data Pad-to-Y LOW & 1.5 & 1.7 & 1.9 & 2.2 & ns \\
\hline \multicolumn{7}{|l|}{Predicted Input Routing Delays \({ }^{1}\)} \\
\hline \(\mathrm{t}_{\text {IRD1 }}\) & FO=1 Routing Delay & 0.3 & 0.4 & 0.4 & 0.5 & ns \\
\hline \(\mathrm{t}_{\text {IRD2 }}\) & FO=2 Routing Delay & 0.6 & 0.7 & 0.8 & 0.9 & ns \\
\hline \(\mathrm{t}_{\text {IRD3 }}\) & FO=3 Routing Delay & 0.8 & 0.9 & 1.0 & 1.2 & ns \\
\hline \(\mathrm{t}_{\text {IRD4 }}\) & FO=4 Routing Delay & 1.0 & 1.2 & 1.4 & 1.6 & ns \\
\hline \(\mathrm{t}_{\text {IRD8 }}\) & FO=8 Routing Delay & 1.9 & 2.2 & 2.5 & 2.9 & ns \\
\hline \(\mathrm{t}_{\text {IRD12 }}\) & FO=12 Routing Delay & 2.8 & 3.2 & 3.7 & 4.3 & ns \\
\hline
\end{tabular}

Note:
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-routetiming analysis or simulation is required to determine actual worst-case performance. Post-routetiming is based on actual routing delay measurements performed on the deviceprior to shipment.
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module - TTL Output Timing \({ }^{1}\)} & ' -3 ' Speed & '-2' Speed & ' -1 ' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Data-to-Pad LOW to HIGH & 1.6 & 1.9 & 2.1 & 2.5 & ns \\
\hline \(\mathrm{t}_{\mathrm{DHL}}\) & Data-to-Pad HIGH to LOW & 1.6 & 1.9 & 2.1 & 2.5 & ns \\
\hline \(t_{\text {ENZL }}\) & Enable-to-Pad, Z to L & 2.1 & 2.4 & 2.8 & 3.2 & ns \\
\hline \(t_{\text {ENZ }}\) & Enable-to-Pad, Z to H & 2.3 & 2.7 & 3.1 & 3.6 & ns \\
\hline \(t_{\text {ENLZ }}\) & Enable-to-Pad, L to Z & 1.4 & 1.7 & 1.9 & 2.2 & ns \\
\hline \(t_{\text {ENHZ }}\) & Enable-to-Pad, H to Z & 1.3 & 1.5 & 1.7 & 2.0 & ns \\
\hline
\end{tabular}

Note:
1. Delays based on \(35 p F\) loading, except \(t_{E N Z L}\) and \(t_{E N Z H}\). For \(t_{E N Z L}\) and \(t_{E N Z H}\) the oading is \(5 p F\).

\section*{A54SX16 Timing Characteristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Dedicated (Hard-Wired) Array Clock Network} & \multicolumn{2}{|l|}{'-3' Speed} & \multicolumn{2}{|l|}{'-2' Speed} & \multicolumn{2}{|l|}{' -1 ' Speed} & \multicolumn{2}{|l|}{'Std' Speed} & \\
\hline Parameter & Description & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Units \\
\hline \(\mathrm{t}_{\text {HCKH }}\) & Input LOW to HIGH (Pad to R-Cell Input) & & 1.2 & & 1.4 & & 1.5 & & 1.8 & ns \\
\hline \(\mathrm{t}_{\text {HCKL }}\) & \begin{tabular}{l}
Input HIGH to LOW \\
(Pad to R-Cell Input)
\end{tabular} & & 1.2 & & 1.4 & & 1.6 & & 1.9 & ns \\
\hline \(\mathrm{t}_{\text {HPW }}\) & Minimum Pulse Width HIGH & 1.4 & & 1.6 & & 1.8 & & 2.1 & & ns \\
\hline \(\mathrm{t}_{\text {HPWL }}\) & Minimum Pulse Width LOW & 1.4 & & 1.6 & & 1.8 & & 2.1 & & ns \\
\hline thCKSW & Maximum Skew & & 0.2 & & 0.2 & & 0.3 & & 0.3 & ns \\
\hline \(\mathrm{t}_{\mathrm{HP}}\) & Minimum Period & 2.7 & & 3.1 & & 3.6 & & 4.2 & & ns \\
\hline \(\mathrm{f}_{\text {HMAX }}\) & Maximum Frequency & & 350 & & 320 & & 280 & & 240 & MHz \\
\hline \multicolumn{2}{|l|}{Routed Array Clock Networks} & & & & & & & & & \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (Light Load) (Pad to R-Cell Input) & & 1.6 & & 1.8 & & 2.1 & & 2.5 & ns \\
\hline \(\mathrm{t}_{\text {RCKL }}\) & Input HIGH to LOW (Light Load) (Pad to R-Cell Input) & & 1.8 & & 2.0 & & 2.3 & & 2.7 & ns \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) & & 1.8 & & 2.1 & & 2.5 & & 2.8 & ns \\
\hline \(\mathrm{t}_{\text {RCKL }}\) & Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) & & 2.0 & & 2.2 & & 2.5 & & 3.0 & ns \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) & & 1.8 & & 2.1 & & 2.4 & & 2.8 & ns \\
\hline \(\mathrm{t}_{\text {RCKL }}\) & Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) & & 2.0 & & 2.2 & & 2.5 & & 3.0 & ns \\
\hline \(\mathrm{t}_{\text {RPWH }}\) & Min. Pulse Width HIGH & 2.1 & & 2.4 & & 2.7 & & 3.2 & & ns \\
\hline \(\mathrm{t}_{\text {RPWL }}\) & Min. Pulse Width LOW & 2.1 & & 2.4 & & 2.7 & & 3.2 & & ns \\
\hline \(t_{\text {RCKSW }}\) & Maximum Skew (Light Load) & & 0.5 & & 0.5 & & 0.5 & & 0.7 & ns \\
\hline trcksw & Maximum Skew (50\% Load) & & 0.5 & & 0.6 & & 0.7 & & 0.8 & ns \\
\hline trcksw & Maximum Skew (100\% Load) & & 0.5 & & 0.6 & & 0.7 & & 0.8 & ns \\
\hline
\end{tabular}

\section*{A54SX16P Timing Characteristics}
(Worst-Case Commercial Conditions, \(\mathbf{V}_{\text {CCR }}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCI}}=\mathbf{3 . 0} \mathrm{V}, \mathrm{T}_{\mathrm{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{C-Cell Propagation Delays \({ }^{1}\)} & '-3' Speed & '-2' Speed & '-1' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(t_{\text {PD }}\) & Internal Array Module & 0.6 & 0.7 & 0.8 & 0.9 & ns \\
\hline \multicolumn{2}{|l|}{Predicted Routing Delays \({ }^{2}\)} & & & & & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{DC}} \\
& \mathrm{t}_{\mathrm{FC}} \\
& \mathrm{t}_{\mathrm{RD} 1} \\
& \mathrm{t}_{\mathrm{RD} 2} \\
& \mathrm{t}_{\mathrm{RD} 3} \\
& \mathrm{t}_{\mathrm{RD} 4} \\
& \mathrm{t}_{\mathrm{RD} 8} \\
& \mathrm{t}_{\mathrm{RD} 12}
\end{aligned}
\] & \begin{tabular}{l}
FO=1 Routing Delay, Direct Connect \\
FO=1 Routing Delay, Fast Connect \\
FO=1 Routing Delay \\
FO=2 Routing Delay \\
FO=3 Routing Delay \\
FO=4 Routing Delay \\
FO=8 Routing Delay \\
FO=12 Routing Delay
\end{tabular} & \[
\begin{aligned}
& \hline 0.1 \\
& 0.3 \\
& 0.3 \\
& 0.6 \\
& 0.8 \\
& 1.0 \\
& 1.9 \\
& 2.8
\end{aligned}
\] & \[
\begin{aligned}
& \hline 0.1 \\
& 0.4 \\
& 0.4 \\
& 0.7 \\
& 0.9 \\
& 1.2 \\
& 2.2 \\
& 3.2
\end{aligned}
\] & \[
\begin{aligned}
& \hline 0.1 \\
& 0.4 \\
& 0.4 \\
& 0.8 \\
& 1.0 \\
& 1.4 \\
& 2.5 \\
& 3.7
\end{aligned}
\] & \[
\begin{aligned}
& \hline 0.1 \\
& 0.5 \\
& 0.5 \\
& 0.9 \\
& 1.2 \\
& 1.6 \\
& 2.9 \\
& 4.3
\end{aligned}
\] & ns ns ns ns ns ns ns ns \\
\hline \multicolumn{2}{|l|}{R-Cell Timing} & & & & & \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\mathrm{RCO}}\) \\
\(t_{\text {CLR }}\) \\
tPRESET \\
\(t_{\text {SUD }}\) \\
\(t_{H D}\) \\
twasyn
\end{tabular} & \begin{tabular}{l}
Sequential Clock-to-Q \\
Asynchronous Clear-to-Q \\
Asynchronous Preset-to-Q \\
Flip-Flop Data Input Set-Up \\
Flip-Flop Data Input Hold \\
Asynchronous Pulse Width
\end{tabular} & \begin{tabular}{ll} 
& 0.9 \\
& 0.5 \\
& 0.7 \\
0.5 & \\
0.0 & \\
1.4 &
\end{tabular} & \begin{tabular}{ll} 
& 1.1 \\
& 0.6 \\
& 0.8 \\
0.5 & \\
0.0 & \\
1.6 &
\end{tabular} & \begin{tabular}{ll} 
& 1.3 \\
& 0.7 \\
& 0.9 \\
0.7 & \\
0.0 & \\
1.8 &
\end{tabular} & \begin{tabular}{ll} 
& 1.4 \\
& 0.8 \\
& 1.0 \\
0.8 & \\
0.0 & \\
2.1 & \\
\hline
\end{tabular} & ns
ns
ns
ns
ns
ns \\
\hline
\end{tabular}

Notes:
1. For dual-module macros, use \(t_{P D}+t_{R D 1}+t_{P D n}, t_{R C O}+t_{R D 1}+t_{P D n}\) or \(t_{P D 1}+t_{R D 1}+t_{S U D}\), whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-routetiming analysis or simulation is required to determineactual worst-case performance. Post-routetiming is based on actual routing delay measurements performed on the devi ce prior to shipment.

\section*{A54SX16P Timing Characteristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module Input Propagation Delays} & '-3' Speed & '-2' Speed & '-1' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\mathrm{INYH}}\) & Input Data Pad-to-Y HIGH & 1.5 & 1.7 & 1.9 & 2.2 & ns \\
\hline tinYL & Input Data Pad-to-Y LOW & 1.5 & 1.7 & 1.9 & 2.2 & ns \\
\hline \multicolumn{7}{|l|}{Predicted Input Routing Delays \({ }^{1}\)} \\
\hline \(\mathrm{t}_{\text {IRD1 }}\) & FO=1 Routing Delay & 0.3 & 0.4 & 0.4 & 0.5 & ns \\
\hline tIRD2 & FO=2 Routing Delay & 0.6 & 0.7 & 0.8 & 0.9 & ns \\
\hline \(\mathrm{t}_{\text {IRD3 }}\) & FO=3 Routing Delay & 0.8 & 0.9 & 1.0 & 1.2 & ns \\
\hline tIRD4 & FO=4 Routing Delay & 1.0 & 1.2 & 1.4 & 1.6 & ns \\
\hline tIRD8 & FO=8 Routing Delay & 1.9 & 2.2 & 2.5 & 2.9 & ns \\
\hline \(\mathrm{t}_{\text {IRD12 }}\) & FO=12 Routing Delay & 2.8 & 3.2 & 3.7 & 4.3 & ns \\
\hline
\end{tabular}

Note:
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-routetiming analysis or simulation is required to determineactual worst-case performance. Post-routetiming is based on actual routing delay measurements performed on the devi ceprior to shipment.

\section*{A54SX16P Timing Charateristics (continued)}
(Worst-Case Commercial Conditions \(\mathrm{V}_{\mathrm{CCR}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCI}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module - PCI Output Timing \({ }^{1}\)} & '-3' Speed & '-2' Speed & ' -1 ' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Data-to-Pad LOW to HIGH & 1.8 & 2.0 & 2.3 & 2.7 & ns \\
\hline \(\mathrm{t}_{\text {DHL }}\) & Data-to-Pad HIGH to LOW & 1.7 & 2.0 & 2.2 & 2.6 & ns \\
\hline \(t_{\text {ENZL }}\) & Enable-to-Pad, Z to L & 0.8 & 1.0 & 1.1 & 1.3 & ns \\
\hline \(t_{\text {ENZ }}\) & Enable-to-Pad, Z to H & 1.2 & 1.2 & 1.5 & 1.8 & ns \\
\hline \(t_{\text {ENLZ }}\) & Enable-to-Pad, L to Z & 1.0 & 1.1 & 1.3 & 1.5 & ns \\
\hline \(\mathrm{t}_{\mathrm{ENH}}\) & Enable-to-Pad, H to Z & 1.1 & 1.3 & 1.5 & 1.7 & ns \\
\hline
\end{tabular}

Note:
1. Delays based on 10pF loading.
(Worst-Case Commercial Conditions \(\mathrm{V}_{\text {CCR }}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCI}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module - TTL Output Timing} & \multicolumn{2}{|l|}{'-3' Speed} & \multicolumn{2}{|l|}{'-2' Speed} & \multicolumn{2}{|l|}{' -1 ' Speed} & \multicolumn{2}{|l|}{'Std' Speed} & \\
\hline Parameter & Description & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Units \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Data-to-Pad LOW to HIGH & & 2.1 & & 2.5 & & 2.8 & & 3.3 & ns \\
\hline \(t_{\text {DHL }}\) & Data-to-Pad HIGH to LOW & & 2.0 & & 2.3 & & 2.6 & & 3.1 & ns \\
\hline \(\mathrm{t}_{\text {ENZL }}\) & Enable-to-Pad, Z to L & & 2.5 & & 2.9 & & 3.2 & & 3.8 & ns \\
\hline \(\mathrm{t}_{\text {ENZH }}\) & Enable-to-Pad, Z to H & & 3.0 & & 3.5 & & 3.9 & & 4.6 & ns \\
\hline \(\mathrm{t}_{\text {ENLZ }}\) & Enable-to-Pad, L to Z & & 2.3 & & 2.7 & & 3.1 & & 3.6 & ns \\
\hline \(\mathrm{t}_{\text {ENHZ }}\) & Enable-to-Pad, H to Z & & 2.9 & & 3.3 & & 3.7 & & 4.4 & ns \\
\hline
\end{tabular}

\section*{A54SX16P Timing Charateristics (continued)}
(Worst-Case Commercial Conditions \(V_{C C R}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCI}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module - TTL Output Timing} & '-3' Speed & '-2' Speed & ' -1 ' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Data-to-Pad LOW to HIGH & 2.4 & 2.8 & 3.1 & 3.7 & ns \\
\hline \(\mathrm{t}_{\text {DHL }}\) & Data-to-Pad HIGH to LOW & 2.3 & 2.9 & 3.2 & 3.8 & ns \\
\hline \(t_{\text {ENZL }}\) & Enable-to-Pad, Z to L & 3.0 & 3.4 & 3.9 & 4.6 & ns \\
\hline \(t_{\text {ENZH }}\) & Enable-to-Pad, Z to H & 3.3 & 3.8 & 4.3 & 5.0 & ns \\
\hline \(t_{\text {ENLZ }}\) & Enable-to-Pad, L to Z & 2.3 & 2.7 & 3.0 & 3.5 & ns \\
\hline tenhz & Enable-to-Pad, H to Z & 2.8 & 3.2 & 3.7 & 4.3 & ns \\
\hline
\end{tabular}
(Worst-Case Commercial Conditions \(\mathrm{V}_{\mathrm{CCR}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCI}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module - TTL/PCI Output Timing} & \multicolumn{2}{|l|}{'-3' Speed} & \multicolumn{2}{|l|}{'-2' Speed} & \multicolumn{2}{|l|}{'-1' Speed} & \multicolumn{2}{|l|}{'Std' Speed} & \\
\hline Parameter & Description & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Units \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Data-to-Pad LOW to HIGH & & 1.5 & & 1.7 & & 2.0 & & 2.3 & ns \\
\hline \(\mathrm{t}_{\text {DHL }}\) & Data-to-Pad HIGH to LOW & & 1.9 & & 2.2 & & 2.4 & & 2.9 & ns \\
\hline \(\mathrm{t}_{\text {ENZL }}\) & Enable-to-Pad, Z to L & & 2.3 & & 2.6 & & 3.0 & & 3.5 & ns \\
\hline \(\mathrm{t}_{\text {ENZH }}\) & Enable-to-Pad, Z to H & & 1.5 & & 1.7 & & 1.9 & & 2.3 & ns \\
\hline tentz & Enable-to-Pad, L to Z & & 2.7 & & 3.1 & & 3.5 & & 4.1 & ns \\
\hline \(\mathrm{t}_{\text {ENHZ }}\) & Enable-to-Pad, H to Z & & 2.9 & & 3.3 & & 3.7 & & 4.4 & ns \\
\hline
\end{tabular}

\section*{A54SX16P Timing Characteristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Dedicated (Hard-Wired) Array Clock Network} & \multicolumn{2}{|l|}{'-3' Speed} & \multicolumn{2}{|l|}{'-2' Speed} & \multicolumn{2}{|l|}{' -1 ' Speed} & \multicolumn{2}{|l|}{'Std' Speed} & \\
\hline Parameter & Description & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Units \\
\hline \(\mathrm{t}_{\text {HCKH }}\) & \begin{tabular}{l}
Input LOW to HIGH \\
(Pad to R-Cell Input)
\end{tabular} & & 1.2 & & 1.4 & & 1.5 & & 1.8 & ns \\
\hline \(\mathrm{t}_{\mathrm{HCKL}}\) & Input HIGH to LOW (Pad to R-Cell Input) & & 1.2 & & 1.4 & & 1.6 & & 1.9 & ns \\
\hline \(\mathrm{t}_{\text {HPW }}\) & Minimum Pulse Width HIGH & 1.4 & & 1.6 & & 1.8 & & 2.1 & & ns \\
\hline \(\mathrm{t}_{\text {HPWL }}\) & Minimum Pulse Width LOW & 1.4 & & 1.6 & & 1.8 & & 2.1 & & ns \\
\hline thCKSW & Maximum Skew & & 0.2 & & 0.2 & & 0.3 & & 0.3 & ns \\
\hline \(\mathrm{t}_{\mathrm{HP}}\) & Minimum Period & 2.7 & & 3.1 & & 3.6 & & 4.2 & & ns \\
\hline \(\mathrm{f}_{\text {HMAX }}\) & Maximum Frequency & & 350 & & 320 & & 280 & & 240 & MHz \\
\hline \multicolumn{2}{|l|}{Routed Array Clock Networks} & & & & & & & & & \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (Light Load) (Pad to R-Cell Input) & & 1.6 & & 1.8 & & 2.1 & & 2.5 & ns \\
\hline \(t_{\text {RCKL }}\) & Input HIGH to LOW (Light Load) (Pad to R-Cell Input) & & 1.8 & & 2.0 & & 2.3 & & 2.7 & ns \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) & & 1.8 & & 2.1 & & 2.5 & & 2.8 & ns \\
\hline \(t_{\text {RCKL }}\) & Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) & & 2.0 & & 2.2 & & 2.5 & & 3.0 & ns \\
\hline \(t_{\text {RCKH }}\) & Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) & & 1.8 & & 2.1 & & 2.4 & & 2.8 & ns \\
\hline \(\mathrm{t}_{\text {RCKL }}\) & Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) & & 2.0 & & 2.2 & & 2.5 & & 3.0 & ns \\
\hline \(\mathrm{t}_{\text {RPW }}\) & Min. Pulse Width HIGH & 2.1 & & 2.4 & & 2.7 & & 3.2 & & ns \\
\hline \(\mathrm{t}_{\text {RPWL }}\) & Min. Pulse Width LOW & 2.1 & & 2.4 & & 2.7 & & 3.2 & & ns \\
\hline treksw & Maximum Skew (Light Load) & & 0.5 & & 0.5 & & 0.5 & & 0.7 & ns \\
\hline trcksw & Maximum Skew (50\% Load) & & 0.5 & & 0.6 & & 0.7 & & 0.8 & ns \\
\hline trcksw & Maximum Skew (100\% Load) & & 0.5 & & 0.6 & & 0.7 & & 0.8 & ns \\
\hline
\end{tabular}

\section*{A54SX32 Timing Characteristics}
(Worst-Case Commercial Conditions, \(\mathrm{V}_{\mathrm{CCR}}=4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCI}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{C-Cell Propagation Delays \({ }^{1}\)} & \multicolumn{2}{|l|}{'-3' Speed} & \multicolumn{2}{|l|}{'-2' Speed} & \multicolumn{2}{|l|}{' -1 ' Speed} & \multicolumn{2}{|l|}{'Std' Speed} & \\
\hline Parameter & Description & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Units \\
\hline \(\mathrm{t}_{\text {PD }}\) & Internal Array Module & & 0.6 & & 0.7 & & 0.8 & & 0.9 & ns \\
\hline \multicolumn{2}{|l|}{Predicted Routing Delays \({ }^{2}\)} & & & & & & & & & \\
\hline \begin{tabular}{l}
\(t_{D C}\) \(t_{\text {FC }}\) \(t_{\text {RD1 }}\) \(t_{\text {RD2 }}\) \\
\(t_{\text {RD3 }}\) \\
\(t_{\text {RD4 }}\) \\
\(t_{\text {RD8 }}\) \\
\(t_{\text {RD12 }}\)
\end{tabular} & \begin{tabular}{l}
FO=1 Routing Delay, Direct Connect \\
FO \(=1\) Routing Delay, Fast Connect \\
FO=1 Routing Delay \\
FO=2 Routing Delay \\
FO=3 Routing Delay \\
FO=4 Routing Delay \\
FO=8 Routing Delay \\
FO=12 Routing Delay
\end{tabular} & & \[
\begin{aligned}
& \hline 0.1 \\
& 0.3 \\
& 0.3 \\
& 0.7 \\
& 1.0 \\
& 1.4 \\
& 2.7 \\
& 4.0
\end{aligned}
\] & & \[
\begin{aligned}
& 0.1 \\
& 0.4 \\
& 0.4 \\
& 0.8 \\
& 1.2 \\
& 1.6 \\
& 3.1 \\
& 4.7
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.1 \\
& 0.4 \\
& 0.4 \\
& 0.9 \\
& 1.4 \\
& 1.8 \\
& 3.5 \\
& 5.3
\end{aligned}
\] & & \[
\begin{aligned}
& \hline 0.1 \\
& 0.5 \\
& 0.5 \\
& 1.0 \\
& 1.6 \\
& 2.1 \\
& 4.1 \\
& 6.2
\end{aligned}
\] & ns ns ns ns ns ns ns ns \\
\hline \multicolumn{2}{|l|}{R-Cell Timing} & & & & & & & & & \\
\hline \begin{tabular}{l}
\(t_{\mathrm{RCO}}\) \\
\(t_{C L R}\) \\
tPRESET \\
\(t_{\text {SUD }}\) \\
\(t_{H D}\) \\
\(t_{\text {WASYN }}\)
\end{tabular} & \begin{tabular}{l}
Sequential Clock-to-Q \\
Asynchronous Clear-to-Q \\
Asynchronous Preset-to-Q \\
Flip-Flop Data Input Set-Up \\
Flip-Flop Data Input Hold \\
Asynchronous Pulse Width
\end{tabular} & \[
\begin{aligned}
& 0.5 \\
& 0.0 \\
& 1.4
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 0.5 \\
& 0.7
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.0 \\
& 1.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 0.6 \\
& 0.8
\end{aligned}
\] & \[
\begin{aligned}
& 0.7 \\
& 0.0 \\
& 1.8
\end{aligned}
\] & \[
\begin{aligned}
& 1.3 \\
& 0.7 \\
& 0.9
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 0.0 \\
& 2.1
\end{aligned}
\] & 1.4
0.8
1.0 & ns
ns
ns
ns
ns
ns \\
\hline
\end{tabular}

Notes:
1. For dual-module macros, use \(t_{P D}+t_{R D 1}+t_{P D n}, t_{R C O}+t_{R D 1}+t_{P D n}\) or \(t_{P D 1}+t_{R D 1}+t_{S U D}\), whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-routetiming analysis or simulation is required to determineactual worst-case performance. Post-routetiming is based on actual routing delay measurements performed on the devi ceprior to shipment.

\section*{A54SX32 Timing Characteristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module Input Propagation Delays} & '-3' Speed & '-2' Speed & '-1' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\text {INYH }}\) & Input Data Pad-to-Y HIGH & 1.5 & 1.7 & 1.9 & 2.2 & ns \\
\hline \(\mathrm{t}_{\text {INYL }}\) & Input Data Pad-to-Y LOW & 1.5 & 1.7 & 1.9 & 2.2 & ns \\
\hline \multicolumn{7}{|l|}{Predicted Input Routing Delays \({ }^{1}\)} \\
\hline \(\mathrm{t}_{\text {IRD1 }}\) & FO=1 Routing Delay & 0.3 & 0.4 & 0.4 & 0.5 & ns \\
\hline \(\mathrm{t}_{\text {IRD2 }}\) & FO=2 Routing Delay & 0.7 & 0.8 & 0.9 & 1.0 & ns \\
\hline \(\mathrm{t}_{\text {IRD3 }}\) & FO=3 Routing Delay & 1.0 & 1.2 & 1.4 & 1.6 & ns \\
\hline \(\mathrm{t}_{\text {IRD4 }}\) & FO=4 Routing Delay & 1.4 & 1.6 & 1.8 & 2.1 & ns \\
\hline \(\mathrm{t}_{\text {IRD8 }}\) & FO=8 Routing Delay & 2.7 & 3.1 & 3.5 & 4.1 & ns \\
\hline \(\mathrm{t}_{\text {IRD12 }}\) & FO=12 Routing Delay & 4.0 & 4.7 & 5.3 & 6.2 & ns \\
\hline
\end{tabular}

Note:
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-routetiming analysis or simulation is required to determineactual worst-case performance. Post-routetiming is based on actual routing delay measurements performed on the deviceprior to shipment.

\section*{A54SX32 Timing Charateristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{I/O Module - TTL Output Timing \({ }^{1}\)} & '-3' Speed & '-2' Speed & '-1' Speed & 'Std' Speed & \\
\hline Parameter & Description & Min. Max. & Min. Max. & Min. Max. & Min. Max. & Units \\
\hline \(\mathrm{t}_{\text {DLH }}\) & Data-to-Pad LOW to HIGH & 1.6 & 1.9 & 2.1 & 2.5 & ns \\
\hline \(t_{\text {DHL }}\) & Data-to-Pad HIGH to LOW & 1.6 & 1.9 & 2.1 & 2.5 & ns \\
\hline \(t_{\text {ENZL }}\) & Enable-to-Pad, Z to L & 2.1 & 2.4 & 2.8 & 3.2 & ns \\
\hline \(t_{\text {ENZH }}\) & Enable-to-Pad, Z to H & 2.3 & 2.7 & 3.1 & 3.6 & ns \\
\hline \(\mathrm{t}_{\text {ENLZ }}\) & Enable-to-Pad, L to Z & 1.4 & 1.7 & 1.9 & 2.2 & ns \\
\hline \(t_{\text {ENHZ }}\) & Enable-to-Pad, H to Z & 1.3 & 1.5 & 1.7 & 2.0 & ns \\
\hline
\end{tabular}

Note:
1. Delays based on \(35 p F\) loading, except \(t_{E N Z L}\) and \(t_{E N Z H}\). For \(t_{E N Z L}\) and \(t_{E N Z H}\) the loading is \(5 p F\).

\section*{A54SX32 Timing Characteristics (continued)}
(Worst-Case Commercial Conditions)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Dedicated (Hard-Wired) Array Clock Network} & \multicolumn{2}{|l|}{'-3' Speed} & \multicolumn{2}{|l|}{'-2' Speed} & \multicolumn{2}{|l|}{' -1 ' Speed} & \multicolumn{2}{|l|}{'Std' Speed} & \\
\hline Parameter & Description & Min. & Max. & Min. & Max. & Min. & Max. & Min. & Max. & Units \\
\hline \(\mathrm{t}_{\text {HCKH }}\) & \begin{tabular}{l}
Input LOW to HIGH \\
(Pad to R-Cell Input)
\end{tabular} & & 1.9 & & 2.1 & & 2.4 & & 2.8 & ns \\
\hline \(\mathrm{t}_{\mathrm{HCKL}}\) & Input HIGH to LOW (Pad to R-Cell Input) & & 1.9 & & 2.1 & & 2.4 & & 2.8 & ns \\
\hline \(\mathrm{t}_{\text {HPW }}\) & Minimum Pulse Width HIGH & 1.4 & & 1.6 & & 1.8 & & 2.1 & & ns \\
\hline \(\mathrm{t}_{\text {HPWL }}\) & Minimum Pulse Width LOW & 1.4 & & 1.6 & & 1.8 & & 2.1 & & ns \\
\hline \(\mathrm{t}_{\text {HCKSW }}\) & Maximum Skew & & 0.3 & & 0.4 & & 0.4 & & 0.5 & ns \\
\hline \(\mathrm{t}_{\mathrm{HP}}\) & Minimum Period & 2.7 & & 3.1 & & 3.6 & & 4.2 & & ns \\
\hline \(\mathrm{f}_{\text {HMAX }}\) & Maximum Frequency & & 350 & & 320 & & 280 & & 240 & MHz \\
\hline \multicolumn{2}{|l|}{Routed Array Clock Networks} & & & & & & & & & \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (Light Load) (Pad to R-Cell Input) & & 2.4 & & 2.7 & & 3.0 & & 3.5 & ns \\
\hline \(t_{\text {RCKL }}\) & Input HIGH to LOW (Light Load) (Pad to R-Cell Input) & & 2.4 & & 2.7 & & 3.1 & & 3.6 & ns \\
\hline \(\mathrm{t}_{\text {RCKH }}\) & Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) & & 2.7 & & 3.0 & & 3.5 & & 4.1 & ns \\
\hline \(t_{\text {RCKL }}\) & Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) & & 2.7 & & 3.1 & & 3.6 & & 4.2 & ns \\
\hline \(t_{\text {RCKH }}\) & Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) & & 2.7 & & 3.1 & & 3.5 & & 4.1 & ns \\
\hline \(\mathrm{t}_{\text {RCKL }}\) & Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) & & 2.8 & & 3.2 & & 3.6 & & 4.3 & ns \\
\hline \(\mathrm{t}_{\text {RPW }}\) & Min. Pulse Width HIGH & 2.1 & & 2.4 & & 2.7 & & 3.2 & & ns \\
\hline \(\mathrm{t}_{\text {RPWL }}\) & Min. Pulse Width LOW & 2.1 & & 2.4 & & 2.7 & & 3.2 & & ns \\
\hline treksw & Maximum Skew (Light Load) & & 0.85 & & 0.98 & & 1.1 & & 1.3 & ns \\
\hline trcksw & Maximum Skew (50\% Load) & & 1.23 & & 1.4 & & 1.6 & & 1.9 & ns \\
\hline trcksw & Maximum Skew (100\% Load) & & 1.30 & & 1.5 & & 1.7 & & 2.0 & ns \\
\hline
\end{tabular}

\section*{Package Pin Assignments}

84-Pin PLCC (Top View)


\section*{84-Pin PLCC Package}
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
Pin \\
Number
\end{tabular} & A54SX08 Function & Pin Number & A54SX08 Function \\
\hline 1 & \(\mathrm{V}_{\text {CCR }}\) & 43 & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 2 & GND & 44 & I/O \\
\hline 3 & \(\mathrm{V}_{\text {CCA }}\) & 45 & HCLK \\
\hline 4 & PRA, I/O & 46 & I/O \\
\hline 5 & I/O & 47 & I/O \\
\hline 6 & I/O & 48 & I/O \\
\hline 7 & \(\mathrm{V}_{\mathrm{CCI}}\) & 49 & I/O \\
\hline 8 & I/O & 50 & I/O \\
\hline 9 & I/O & 51 & I/O \\
\hline 10 & I/O & 52 & TDO, I/O \\
\hline 11 & TCK, I/O & 53 & I/O \\
\hline 12 & TDI, I/O & 54 & I/O \\
\hline 13 & I/O & 55 & I/O \\
\hline 14 & I/O & 56 & I/O \\
\hline 15 & I/O & 57 & I/O \\
\hline 16 & TMS & 58 & I/O \\
\hline 17 & I/O & 59 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 18 & I/O & 60 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 19 & I/O & 61 & GND \\
\hline 20 & I/O & 62 & I/O \\
\hline 21 & I/O & 63 & I/O \\
\hline 22 & I/O & 64 & I/O \\
\hline 23 & I/O & 65 & I/O \\
\hline 24 & I/O & 66 & I/O \\
\hline 25 & I/O & 67 & I/O \\
\hline 26 & I/O & 68 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 27 & GND & 69 & GND \\
\hline 28 & \(\mathrm{V}_{\mathrm{CCI}}\) & 70 & I/O \\
\hline 29 & I/O & 71 & I/O \\
\hline 30 & I/O & 72 & I/O \\
\hline 31 & I/O & 73 & I/O \\
\hline 32 & I/O & 74 & I/O \\
\hline 33 & I/O & 75 & I/O \\
\hline 34 & I/O & 76 & I/O \\
\hline 35 & I/O & 77 & I/O \\
\hline 36 & I/O & 78 & I/O \\
\hline 37 & I/O & 79 & I/O \\
\hline 38 & I/O & 80 & I/O \\
\hline 39 & I/O & 81 & I/O \\
\hline 40 & PRB, I/O & 82 & I/O \\
\hline 41 & \(\mathrm{V}_{\text {CCA }}\) & 83 & CLKA \\
\hline 42 & GND & 84 & CLKB \\
\hline
\end{tabular}

\section*{Package Pin Assignments (continued)}

\section*{208-Pin PQFP (Top View)}


\section*{208-Pin PQFP}
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & A54SX16, A54SX16P Function & A54SX32 Function \\
\hline 1 & GND & GND & GND \\
\hline 2 & TDI, I/O & TDI, I/O & TDI, I/O \\
\hline 3 & I/O & I/O & I/O \\
\hline 4 & NC & I/O & 1/O \\
\hline 5 & I/O & I/O & 1/O \\
\hline 6 & NC & I/O & I/O \\
\hline 7 & I/O & I/O & 1/O \\
\hline 8 & I/O & I/O & I/O \\
\hline 9 & I/O & I/O & I/O \\
\hline 10 & I/O & I/O & I/O \\
\hline 11 & TMS & TMS & TMS \\
\hline 12 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 13 & I/O & I/O & I/O \\
\hline 14 & NC & I/O & I/O \\
\hline 15 & I/O & I/O & I/O \\
\hline 16 & I/O & I/O & I/O \\
\hline 17 & NC & I/O & I/O \\
\hline 18 & I/O & I/O & 1/O \\
\hline 19 & I/O & I/O & I/O \\
\hline 20 & NC & I/O & 1/O \\
\hline 21 & I/O & I/O & I/O \\
\hline 22 & I/O & I/O & I/O \\
\hline 23 & NC & I/O & I/O \\
\hline 24 & I/O & I/O & I/O \\
\hline 25 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 26 & GND & GND & GND \\
\hline 27 & \(V_{\text {CCA }}\) & \(V_{\text {CCA }}\) & \(V_{\text {CCA }}\) \\
\hline 28 & GND & GND & GND \\
\hline 29 & I/O & I/O & I/O \\
\hline 30 & I/O & I/O & 1/O \\
\hline 31 & NC & I/O & 1/O \\
\hline 32 & I/O & I/O & I/O \\
\hline 33 & 1/O & I/O & 1/O \\
\hline 34 & I/O & I/O & 1/O \\
\hline 35 & NC & I/O & 1/O \\
\hline 36 & I/O & I/O & 1/O \\
\hline 37 & 1/O & I/O & I/O \\
\hline 38 & I/O & I/O & I/O \\
\hline 39 & NC & I/O & I/O \\
\hline 40 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 41 & \(V_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(V_{\text {CCA }}\) \\
\hline 42 & I/O & I/O & I/O \\
\hline 43 & I/O & I/O & I/O \\
\hline 44 & 1/O & I/O & I/O \\
\hline 45 & 1/O & I/O & 1/O \\
\hline 46 & I/O & I/O & 1/O \\
\hline 47 & I/O & I/O & I/O \\
\hline 48 & NC & I/O & I/O \\
\hline 49 & I/O & I/O & I/O \\
\hline 50 & NC & I/O & I/O \\
\hline 51 & I/O & I/O & I/O \\
\hline 52 & GND & GND & GND \\
\hline 53 & I/O & I/O & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & A54SX16, A54SX16P Function & A54SX32 Function \\
\hline 54 & I/O & I/O & I/O \\
\hline 55 & I/O & 1/O & I/O \\
\hline 56 & I/O & I/O & 1/O \\
\hline 57 & 1/0 & 1/O & 1/0 \\
\hline 58 & 1/O & I/O & I/O \\
\hline 59 & I/O & I/O & I/O \\
\hline 60 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 61 & NC & I/O & I/O \\
\hline 62 & I/O & I/O & I/O \\
\hline 63 & I/O & 1/O & 1/O \\
\hline 64 & NC & I/O & I/O \\
\hline 65* & I/O & 1/O & NC* \\
\hline 66 & I/O & I/O & I/O \\
\hline 67 & NC & I/O & I/O \\
\hline 68 & I/O & I/O & I/O \\
\hline 69 & I/O & I/O & I/O \\
\hline 70 & NC & I/O & I/O \\
\hline 71 & I/O & I/O & I/O \\
\hline 72 & I/O & I/O & I/O \\
\hline 73 & NC & I/O & I/O \\
\hline 74 & I/O & I/O & I/O \\
\hline 75 & NC & I/O & I/O \\
\hline 76 & PRB, I/O & PRB, I/O & PRB, I/O \\
\hline 77 & GND & GND & GND \\
\hline 78 & \(V_{\text {CCA }}\) & \(V_{\text {CCA }}\) & \(V_{\text {CCA }}\) \\
\hline 79 & GND & GND & GND \\
\hline 80 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 81 & I/O & I/O & I/O \\
\hline 82 & HCLK & HCLK & HCLK \\
\hline 83 & I/O & I/O & I/O \\
\hline 84 & I/O & I/O & I/O \\
\hline 85 & NC & I/O & 1/0 \\
\hline 86 & I/O & I/O & 1/O \\
\hline 87 & I/O & I/O & I/O \\
\hline 88 & NC & I/O & 1/0 \\
\hline 89 & I/O & I/O & I/O \\
\hline 90 & I/O & I/O & I/O \\
\hline 91 & NC & 1/O & 1/0 \\
\hline 92 & I/O & 1/O & I/O \\
\hline 93 & I/O & I/O & I/O \\
\hline 94 & NC & 1/O & 1/O \\
\hline 95 & I/O & I/O & I/O \\
\hline 96 & I/O & I/O & I/O \\
\hline 97 & NC & I/O & I/O \\
\hline 98 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 99 & I/O & I/O & I/O \\
\hline 100 & I/O & I/O & I/O \\
\hline 101 & I/O & I/O & I/O \\
\hline 102 & I/O & I/O & I/O \\
\hline 103 & TDO, I/O & TDO, I/O & TDO, I/O \\
\hline 104 & I/O & I/O & I/O \\
\hline 105 & GND & GND & GND \\
\hline 106 & NC & I/O & I/O \\
\hline
\end{tabular}

\section*{208-Pin PQFP (Continued)}
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & A54SX16, A54SX16P Function & A54SX32 Function \\
\hline 107 & I/O & I/O & I/O \\
\hline 108 & NC & I/O & I/O \\
\hline 109 & I/O & I/O & 1/O \\
\hline 110 & I/O & I/O & I/O \\
\hline 111 & I/O & 1/O & I/O \\
\hline 112 & I/O & I/O & I/O \\
\hline 113 & I/O & I/O & I/O \\
\hline 114 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 115 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 116 & NC & I/O & I/O \\
\hline 117 & I/O & 1/O & I/O \\
\hline 118 & I/O & I/O & I/O \\
\hline 119 & NC & I/O & I/O \\
\hline 120 & I/O & I/O & I/O \\
\hline 121 & I/O & I/O & I/O \\
\hline 122 & NC & I/O & 1/0 \\
\hline 123 & I/O & I/O & 1/O \\
\hline 124 & I/O & I/O & I/O \\
\hline 125 & NC & 1/O & 1/0 \\
\hline 126 & I/O & I/O & I/O \\
\hline 127 & I/O & I/O & I/O \\
\hline 128 & I/O & I/O & I/O \\
\hline 129 & GND & GND & GND \\
\hline 130 & \(\mathrm{V}_{\text {CCA }}\) & \(V_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 131 & GND & GND & GND \\
\hline 132 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 133 & I/O & I/O & I/O \\
\hline 134 & I/O & 1/O & 1/O \\
\hline 135 & NC & I/O & I/O \\
\hline 136 & I/O & I/O & 1/0 \\
\hline 137 & I/O & I/O & I/O \\
\hline 138 & NC & I/O & 1/O \\
\hline 139 & I/O & I/O & I/O \\
\hline 140 & I/O & 1/O & 1/0 \\
\hline 141 & NC & I/O & I/O \\
\hline 142 & I/O & I/O & 1/0 \\
\hline 143 & NC & I/O & I/O \\
\hline 144 & I/O & I/O & I/O \\
\hline 145 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 146 & GND & GND & GND \\
\hline 147 & I/O & I/O & I/O \\
\hline 148 & \(\mathrm{V}_{\mathrm{CCl}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCl}}\) \\
\hline 149 & I/O & I/O & I/O \\
\hline 150 & I/O & I/O & I/O \\
\hline 151 & I/O & I/O & 1/0 \\
\hline 152 & I/O & I/O & 1/O \\
\hline 153 & 1/0 & 1/O & 1/0 \\
\hline 154 & 1/O & 1/O & 1/O \\
\hline 155 & NC & I/O & I/O \\
\hline 156 & NC & I/O & I/O \\
\hline 157 & GND & GND & GND \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & A54SX16, A54SX16P Function & A54SX32 Function \\
\hline 158 & I/O & I/O & I/O \\
\hline 159 & I/O & I/O & I/O \\
\hline 160 & I/O & I/O & I/O \\
\hline 161 & I/O & I/O & I/O \\
\hline 162 & I/O & I/O & I/O \\
\hline 163 & I/O & I/O & I/O \\
\hline 164 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 165 & I/O & I/O & I/O \\
\hline 166 & 1/O & I/O & I/O \\
\hline 167 & NC & I/O & I/O \\
\hline 168 & I/O & I/O & I/O \\
\hline 169 & I/O & I/O & I/O \\
\hline 170 & NC & I/O & I/O \\
\hline 171 & I/O & I/O & I/O \\
\hline 172 & I/O & I/O & I/O \\
\hline 173 & NC & I/O & I/O \\
\hline 174 & I/O & I/O & I/O \\
\hline 175 & 1/O & I/O & I/O \\
\hline 176 & NC & I/O & I/O \\
\hline 177 & I/O & I/O & I/O \\
\hline 178 & 1/O & I/O & I/O \\
\hline 179 & I/O & I/O & I/O \\
\hline 180 & CLKA & CLKA & CLKA \\
\hline 181 & CLKB & CLKB & CLKB \\
\hline 182 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 183 & GND & GND & GND \\
\hline 184 & \(V_{\text {CCA }}\) & \(V_{\text {CCA }}\) & \(V_{\text {CCA }}\) \\
\hline 185 & GND & GND & GND \\
\hline 186 & PRA, I/O & PRA, I/O & PRA, I/O \\
\hline 187 & I/O & I/O & I/O \\
\hline 188 & I/O & I/O & I/O \\
\hline 189 & NC & I/O & I/O \\
\hline 190 & I/O & I/O & I/O \\
\hline 191 & I/O & I/O & I/O \\
\hline 192 & NC & I/O & I/O \\
\hline 193 & I/O & I/O & I/O \\
\hline 194 & I/O & I/O & I/O \\
\hline 195 & NC & I/O & I/O \\
\hline 196 & I/O & I/O & I/O \\
\hline 197 & 1/O & I/O & I/O \\
\hline 198 & NC & I/O & I/O \\
\hline 199 & I/O & I/O & I/O \\
\hline 200 & I/O & I/O & I/O \\
\hline 201 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 202 & NC & I/O & I/O \\
\hline 203 & NC & I/O & I/O \\
\hline 204 & 1/O & I/O & I/O \\
\hline 205 & NC & I/O & I/O \\
\hline 206 & I/O & I/O & I/O \\
\hline 207 & I/O & I/O & I/O \\
\hline 208 & TCK, I/O & TCK, I/O & TCK, I/O \\
\hline
\end{tabular}
* Please notethat Pin 65 in the A54SX32-PQ208 is a no connect (NC).

\section*{Package Pin Assignments (continued)}

144-Pin TQFP (Top View)


144-Pin TQFP
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & A54SX16P Function & A54SX32 Function \\
\hline 1 & GND & GND & GND \\
\hline 2 & TDI, I/O & TDI, I/O & TDI, I/O \\
\hline 3 & I/O & I/O & I/O \\
\hline 4 & I/O & 1/0 & I/O \\
\hline 5 & 1/0 & I/O & I/O \\
\hline 6 & 1/0 & I/O & 1/0 \\
\hline 7 & I/O & 1/0 & I/O \\
\hline 8 & I/O & I/O & 1/0 \\
\hline 9 & TMS & TMS & TMS \\
\hline 10 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 11 & GND & GND & GND \\
\hline 12 & I/O & I/O & I/O \\
\hline 13 & 1/0 & I/O & 1/0 \\
\hline 14 & 1/0 & I/O & 1/0 \\
\hline 15 & I/O & 1/0 & I/O \\
\hline 16 & 1/0 & I/O & I/O \\
\hline 17 & 1/0 & I/O & I/O \\
\hline 18 & I/O & I/O & I/O \\
\hline 19 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 20 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 21 & I/O & I/O & I/O \\
\hline 22 & 1/0 & I/O & I/O \\
\hline 23 & 1/0 & I/O & I/O \\
\hline 24 & 1/0 & I/O & 1/0 \\
\hline 25 & 1/0 & I/O & I/O \\
\hline 26 & I/O & I/O & 1/0 \\
\hline 27 & I/O & I/O & I/O \\
\hline 28 & GND & GND & GND \\
\hline 29 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 30 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 31 & I/O & I/O & I/O \\
\hline 32 & 1/0 & I/O & 1/0 \\
\hline 33 & I/O & I/O & I/O \\
\hline 34 & 1/0 & I/O & I/O \\
\hline 35 & I/O & I/O & I/O \\
\hline 36 & GND & GND & GND \\
\hline 37 & I/O & I/O & I/O \\
\hline 38 & 1/0 & I/O & 1/0 \\
\hline 39 & 1/0 & 1/0 & 1/0 \\
\hline 40 & 1/0 & I/O & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & A54SX16P Function & A54SX32 Function \\
\hline 41 & I/O & I/O & I/O \\
\hline 42 & I/O & I/O & I/O \\
\hline 43 & I/O & I/O & I/O \\
\hline 44 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 45 & I/O & I/O & I/O \\
\hline 46 & 1/0 & I/O & 1/0 \\
\hline 47 & 1/0 & I/O & 1/0 \\
\hline 48 & I/O & 1/0 & 1/0 \\
\hline 49 & 1/0 & I/O & 1/0 \\
\hline 50 & 1/0 & 1/0 & 1/0 \\
\hline 51 & I/O & 1/0 & 1/0 \\
\hline 52 & 1/0 & I/O & 1/0 \\
\hline 53 & I/O & I/O & 1/0 \\
\hline 54 & PRB, I/O & PRB, I/O & PRB, I/O \\
\hline 55 & I/O & I/O & I/O \\
\hline 56 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 57 & GND & GND & GND \\
\hline 58 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 59 & I/O & I/O & I/O \\
\hline 60 & HCLK & HCLK & HCLK \\
\hline 61 & I/O & I/O & I/O \\
\hline 62 & I/O & I/O & I/O \\
\hline 63 & I/O & I/O & 1/0 \\
\hline 64 & 1/0 & I/O & 1/0 \\
\hline 65 & 1/0 & I/O & 1/0 \\
\hline 66 & 1/0 & I/O & 1/0 \\
\hline 67 & I/O & I/O & I/O \\
\hline 68 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 69 & I/O & I/O & I/O \\
\hline 70 & 1/0 & 1/0 & I/O \\
\hline 71 & TDO, I/O & TDO, I/O & TDO, I/O \\
\hline 72 & I/O & I/O & I/O \\
\hline 73 & GND & GND & GND \\
\hline 74 & I/O & I/O & I/O \\
\hline 75 & I/O & I/O & 1/0 \\
\hline 76 & I/O & I/O & I/O \\
\hline 77 & 1/0 & I/O & 1/0 \\
\hline 78 & I/O & I/O & I/O \\
\hline 79 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 80 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline
\end{tabular}

144-Pin TQFP (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & A54SX16P Function & \begin{tabular}{l}
A54SX32 \\
Function
\end{tabular} \\
\hline 81 & GND & GND & GND \\
\hline 82 & I/O & I/O & I/O \\
\hline 83 & I/O & I/O & I/O \\
\hline 84 & I/O & I/O & I/O \\
\hline 85 & I/O & I/O & I/O \\
\hline 86 & I/O & I/O & I/O \\
\hline 87 & I/O & I/O & I/O \\
\hline 88 & 1/O & I/O & I/O \\
\hline 89 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 90 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 91 & I/O & I/O & I/O \\
\hline 92 & I/O & I/O & I/O \\
\hline 93 & I/O & I/O & I/O \\
\hline 94 & I/O & I/O & I/O \\
\hline 95 & I/O & I/O & I/O \\
\hline 96 & I/O & I/O & I/O \\
\hline 97 & I/O & I/O & I/O \\
\hline 98 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 99 & GND & GND & GND \\
\hline 100 & I/O & I/O & I/O \\
\hline 101 & GND & GND & GND \\
\hline 102 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 103 & I/O & I/O & I/O \\
\hline 104 & I/O & I/O & I/O \\
\hline 105 & I/O & 1/O & I/O \\
\hline 106 & I/O & I/O & I/O \\
\hline 107 & I/O & I/O & I/O \\
\hline 108 & I/O & I/O & I/O \\
\hline 109 & GND & GND & GND \\
\hline 110 & I/O & I/O & I/O \\
\hline 111 & I/O & I/O & I/O \\
\hline 112 & I/O & I/O & I/O \\
\hline 113 & I/O & I/O & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & A54SX16P Function & A54SX32 Function \\
\hline 113 & I/O & 1/0 & I/O \\
\hline 114 & I/O & I/O & I/O \\
\hline 115 & \(\mathrm{v}_{\mathrm{CCI}}\) & \(\mathrm{v}_{\mathrm{CCl}}\) & \(\mathrm{v}_{\mathrm{CCI}}\) \\
\hline 116 & I/O & I/O & I/O \\
\hline 117 & I/O & 1/0 & I/O \\
\hline 118 & 1/0 & 1/0 & I/O \\
\hline 119 & 1/0 & 1/0 & I/O \\
\hline 120 & 1/0 & I/O & I/O \\
\hline 121 & I/O & I/O & I/O \\
\hline 122 & I/O & 1/0 & I/O \\
\hline 123 & I/O & 1/0 & I/O \\
\hline 124 & I/O & I/O & I/O \\
\hline 125 & CLKA & CLKA & CLKA \\
\hline 126 & CLKB & CLKB & CLKB \\
\hline 127 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 128 & GND & GND & GND \\
\hline 129 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 130 & I/O & I/O & I/O \\
\hline 131 & PRA, I/O & PRA, I/O & PRA, I/O \\
\hline 132 & I/O & I/O & I/O \\
\hline 133 & 1/0 & I/O & 1/0 \\
\hline 134 & I/O & I/O & I/O \\
\hline 135 & 1/0 & 1/0 & I/O \\
\hline 136 & 1/0 & 1/0 & I/O \\
\hline 137 & 1/0 & 1/0 & 1/0 \\
\hline 138 & 1/0 & 1/0 & I/O \\
\hline 139 & I/O & I/O & I/O \\
\hline 140 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 141 & I/O & I/O & I/O \\
\hline 142 & 1/0 & 1/0 & I/O \\
\hline 143 & I/O & 1/0 & I/O \\
\hline 144 & TCK, I/O & TCK, I/O & TCK, I/O \\
\hline
\end{tabular}

\section*{Package Pin Assignments (continued)}

\section*{176-Pin TQFP (Top View)}


176-Pin TQFP
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Pin Number & A54SX08 Function & \[
\begin{aligned}
& \text { A54SX16, } \\
& \text { A54SX16P }
\end{aligned}
\]
Function & A54SX32 Function & Pin Number & A54SX08 Function & \[
\begin{aligned}
& \text { A54SX16, } \\
& \text { A54SX16P } \\
& \text { Function }
\end{aligned}
\] & A54SX32 Function \\
\hline 1 & GND & GND & GND & 45 & I/O & I/O & I/O \\
\hline 2 & TDI, I/O & TDI, I/O & TDI, I/O & 46 & I/O & 1/0 & 1/0 \\
\hline 3 & NC & I/O & I/O & 47 & I/O & 1/0 & 1/0 \\
\hline 4 & I/O & 1/0 & 1/0 & 48 & I/O & I/O & 1/0 \\
\hline 5 & 1/0 & 1/0 & 1/0 & 49 & I/O & 1/0 & I/O \\
\hline 6 & 1/0 & 1/0 & 1/0 & 50 & I/O & I/O & I/O \\
\hline 7 & 1/0 & 1/0 & 1/0 & 51 & I/O & I/O & I/O \\
\hline 8 & 1/0 & 1/0 & 1/0 & 52 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{v}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 9 & 1/0 & 1/0 & 1/0 & 53 & I/O & I/O & I/O \\
\hline 10 & TMS & TMS & TMS & 54 & NC & I/O & 1/0 \\
\hline 11 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & 55 & I/O & I/O & I/O \\
\hline 12 & NC & I/O & I/O & 56 & I/O & 1/0 & 1/0 \\
\hline 13 & I/O & 1/0 & 1/0 & 57 & NC & I/O & I/O \\
\hline 14 & 1/0 & 1/0 & 1/0 & 58 & I/O & I/O & 1/0 \\
\hline 15 & 1/0 & 1/0 & 1/0 & 59 & 1/0 & I/O & 1/0 \\
\hline 16 & 1/0 & 1/0 & 1/0 & 60 & I/O & I/O & 1/0 \\
\hline 17 & 1/0 & 1/0 & 1/0 & 61 & I/O & I/O & I/O \\
\hline 18 & 1/0 & 1/0 & I/O & 62 & I/O & 1/0 & 1/0 \\
\hline 19 & 1/0 & 1/0 & 1/0 & 63 & 1/0 & I/O & 1/0 \\
\hline 20 & 1/0 & 1/0 & I/O & 64 & PRB, I/O & PRB, I/O & PRB, I/O \\
\hline 21 & GND & GND & GND & 65 & GND & GND & GND \\
\hline 22 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(V_{\text {CCA }}\) & 66 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 23 & GND & GND & GND & 67 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 24 & I/O & I/O & I/O & 68 & I/O & I/O & I/O \\
\hline 25 & 1/0 & 1/0 & 1/0 & 69 & HCLK & HCLK & HCLK \\
\hline 26 & 1/0 & 1/0 & 1/0 & 70 & I/O & I/O & I/O \\
\hline 27 & 1/0 & 1/0 & 1/0 & 71 & 1/0 & I/O & 1/0 \\
\hline 28 & 1/0 & 1/0 & I/O & 72 & I/O & I/O & 1/0 \\
\hline 29 & 1/0 & 1/0 & 1/0 & 73 & I/O & I/O & I/O \\
\hline 30 & 1/0 & 1/0 & 1/0 & 74 & I/O & I/O & 1/0 \\
\hline 31 & I/O & I/O & I/O & 75 & I/O & I/O & I/O \\
\hline 32 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & 76 & 1/0 & 1/0 & 1/0 \\
\hline 33 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & 77 & 1/0 & 1/0 & 1/0 \\
\hline 34 & 1/0 & I/O & 1/0 & 78 & 1/0 & I/O & I/O \\
\hline 35 & 1/0 & 1/0 & 1/0 & 79 & NC & I/O & I/O \\
\hline 36 & 1/0 & 1/0 & 1/0 & 80 & I/O & I/O & 1/0 \\
\hline 37 & 1/0 & 1/0 & 1/0 & 81 & NC & 1/O & I/O \\
\hline 38 & 1/0 & 1/0 & 1/0 & 82 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{v}_{\mathrm{CCI}}\) & \(\mathrm{v}_{\mathrm{CCI}}\) \\
\hline 39 & 1/0 & 1/0 & I/O & 83 & I/O & I/O & I/O \\
\hline 40 & NC & 1/0 & 1/0 & 84 & 1/0 & I/O & I/O \\
\hline 41 & I/O & 1/0 & 1/0 & 85 & 1/0 & I/O & 1/0 \\
\hline 42 & NC & 1/0 & 1/0 & 86 & I/O & I/O & I/O \\
\hline 43 & 1/O & 1/O & 1/0 & 87 & TDO, I/O & TDO, I/O & TDO, I/O \\
\hline 44 & GND & GND & GND & 88 & I/O & I/O & 1/0 \\
\hline
\end{tabular}

176-Pin TQFP (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & \[
\begin{gathered}
\text { A54SX16, } \\
\text { A54SX16P } \\
\text { Function }
\end{gathered}
\] & A54SX32 Function \\
\hline 89 & GND & GND & GND \\
\hline 90 & NC & I/O & I/O \\
\hline 91 & NC & I/O & 1/0 \\
\hline 92 & 1/O & I/O & I/O \\
\hline 93 & 1/0 & 1/0 & 1/0 \\
\hline 94 & 1/0 & 1/0 & 1/0 \\
\hline 95 & I/O & I/O & 1/0 \\
\hline 96 & 1/0 & 1/0 & 1/0 \\
\hline 97 & I/O & I/O & I/O \\
\hline 98 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 99 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 100 & I/O & I/O & I/O \\
\hline 101 & 1/0 & 1/0 & I/O \\
\hline 102 & 1/0 & 1/0 & I/O \\
\hline 103 & 1/0 & I/O & 1/0 \\
\hline 104 & 1/0 & 1/0 & 1/0 \\
\hline 105 & 1/0 & 1/0 & 1/0 \\
\hline 106 & 1/0 & 1/0 & I/O \\
\hline 107 & I/O & I/O & I/O \\
\hline 108 & GND & GND & GND \\
\hline 109 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(V_{\text {CCA }}\) \\
\hline 110 & GND & GND & GND \\
\hline 111 & I/O & I/O & 1/0 \\
\hline 112 & 1/0 & 1/0 & 1/0 \\
\hline 113 & I/O & 1/0 & I/O \\
\hline 114 & 1/0 & 1/0 & 1/0 \\
\hline 115 & 1/0 & 1/0 & 1/0 \\
\hline 116 & 1/0 & 1/0 & I/O \\
\hline 117 & 1/0 & 1/0 & I/O \\
\hline 118 & NC & 1/0 & I/O \\
\hline 119 & I/O & 1/0 & I/O \\
\hline 120 & NC & 1/0 & 1/0 \\
\hline 121 & NC & I/O & I/O \\
\hline 122 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 123 & GND & GND & GND \\
\hline 124 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 125 & I/O & I/O & I/O \\
\hline 126 & 1/0 & 1/0 & 1/0 \\
\hline 127 & I/O & 1/0 & 1/0 \\
\hline 128 & 1/0 & 1/0 & 1/0 \\
\hline 129 & I/O & 1/0 & 1/0 \\
\hline 130 & 1/O & 1/0 & 1/0 \\
\hline 131 & NC & I/O & 1/0 \\
\hline 132 & NC & 1/0 & 1/0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Pin Number & A54SX08 Function & \[
\begin{aligned}
& \hline \text { A54SX16, } \\
& \text { A54SX16P } \\
& \text { Function }
\end{aligned}
\] & A54SX32 Function \\
\hline 133 & GND & GND & GND \\
\hline 134 & I/O & I/O & I/O \\
\hline 135 & I/O & I/O & I/O \\
\hline 136 & I/O & I/O & I/O \\
\hline 137 & I/O & I/O & I/O \\
\hline 138 & I/O & I/O & I/O \\
\hline 139 & I/O & I/O & I/O \\
\hline 140 & \(\mathrm{v}_{\mathrm{CCl}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 141 & I/O & I/O & I/O \\
\hline 142 & I/O & 1/0 & 1/0 \\
\hline 143 & I/O & I/O & I/O \\
\hline 144 & I/O & I/O & I/O \\
\hline 145 & 1/0 & I/O & I/O \\
\hline 146 & I/O & I/O & I/O \\
\hline 147 & I/O & I/O & I/O \\
\hline 148 & I/O & I/O & I/O \\
\hline 149 & 1/0 & I/O & I/O \\
\hline 150 & I/O & I/O & I/O \\
\hline 151 & I/O & I/O & I/O \\
\hline 152 & CLKA & CLKA & CLKA \\
\hline 153 & CLKB & CLKB & CLKB \\
\hline 154 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 155 & GND & GND & GND \\
\hline 156 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) & \(V_{\text {CCA }}\) \\
\hline 157 & PRA, I/O & PRA, I/O & PRA, I/O \\
\hline 158 & I/O & I/O & I/O \\
\hline 159 & I/O & I/O & I/O \\
\hline 160 & I/O & I/O & I/O \\
\hline 161 & 1/0 & I/O & I/O \\
\hline 162 & I/O & 1/0 & 1/0 \\
\hline 163 & I/O & I/O & I/O \\
\hline 164 & I/O & I/O & I/O \\
\hline 165 & I/O & I/O & I/O \\
\hline 166 & I/O & 1/0 & 1/0 \\
\hline 167 & I/O & I/O & I/O \\
\hline 168 & NC & I/O & I/O \\
\hline 169 & \(\mathrm{V}_{\mathrm{CCl}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{v}_{\mathrm{CCI}}\) \\
\hline 170 & I/O & I/O & I/O \\
\hline 171 & NC & I/O & I/O \\
\hline 172 & NC & I/O & I/O \\
\hline 173 & NC & I/O & I/O \\
\hline 174 & I/O & 1/0 & 1/0 \\
\hline 175 & 1/0 & 1/0 & I/O \\
\hline 176 & TCK, I/O & TCK, I/O & TCK, I/O \\
\hline
\end{tabular}

Package Pin Assignments (continued) 100-Pin VQFP (Top View)


100-VQFP
\begin{tabular}{|c|c|c|c|c|c|}
\hline Pin Number & \begin{tabular}{l}
A54SX08 \\
Function
\end{tabular} & A54SX16, A54SX16P Function & Pin Number & A54SX08 Function & \[
\begin{aligned}
& \hline \text { A54SX16 } \\
& \text { A54SX16P } \\
& \text { Function }
\end{aligned}
\] \\
\hline 1 & GND & GND & 51 & GND & GND \\
\hline 2 & TDI, I/O & TDI, I/O & 52 & I/O & I/O \\
\hline 3 & I/O & I/O & 53 & 1/O & I/O \\
\hline 4 & I/O & 1/O & 54 & 1/O & I/O \\
\hline 5 & I/O & I/O & 55 & 1/O & I/O \\
\hline 6 & 1/O & I/O & 56 & I/O & I/O \\
\hline 7 & TMS & TMS & 57 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 8 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & 58 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 9 & GND & GND & 59 & I/O & I/O \\
\hline 10 & I/O & I/O & 60 & I/O & I/O \\
\hline 11 & 1/0 & 1/0 & 61 & 1/0 & 1/0 \\
\hline 12 & 1/O & 1/O & 62 & 1/0 & 1/O \\
\hline 13 & 1/0 & 1/0 & 63 & 1/0 & 1/0 \\
\hline 14 & I/O & I/O & 64 & I/O & I/O \\
\hline 15 & I/O & I/O & 65 & I/O & 1/O \\
\hline 16 & 1/0 & 1/O & 66 & I/O & I/O \\
\hline 17 & 1/0 & 1/0 & 67 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 18 & 1/O & I/O & 68 & GND & GND \\
\hline 19 & I/O & I/O & 69 & GND & GND \\
\hline 20 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCl}}\) & 70 & I/O & I/O \\
\hline 21 & I/O & I/O & 71 & 1/O & I/O \\
\hline 22 & 1/O & I/O & 72 & 1/0 & 1/O \\
\hline 23 & 1/0 & 1/0 & 73 & I/O & I/O \\
\hline 24 & 1/0 & 1/0 & 74 & 1/0 & I/O \\
\hline 25 & 1/O & I/O & 75 & 1/0 & I/O \\
\hline 26 & 1/O & 1/O & 76 & 1/O & 1/O \\
\hline 27 & I/O & I/O & 77 & I/O & I/O \\
\hline 28 & 1/0 & I/O & 78 & 1/0 & I/O \\
\hline 29 & 1/0 & 1/0 & 79 & 1/0 & I/O \\
\hline 30 & 1/O & I/O & 80 & I/O & I/O \\
\hline 31 & I/O & 1/0 & 81 & I/O & I/O \\
\hline 32 & 1/0 & I/O & 82 & \(\mathrm{V}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline 33 & I/O & I/O & 83 & I/O & I/O \\
\hline 34 & PRB, I/O & PRB, I/O & 84 & I/O & I/O \\
\hline 35 & \(V_{\text {CCA }}\) & \(V_{\text {CCA }}\) & 85 & 1/0 & I/O \\
\hline 36 & GND & GND & 86 & I/O & I/O \\
\hline 37 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) & 87 & CLKA & CLKA \\
\hline 38 & I/O & I/O & 88 & CLKB & CLKB \\
\hline 39 & HCLK & HCLK & 89 & \(\mathrm{V}_{\text {CCR }}\) & \(\mathrm{V}_{\text {CCR }}\) \\
\hline 40 & I/O & I/O & 90 & \(\mathrm{V}_{\text {CCA }}\) & \(\mathrm{V}_{\text {CCA }}\) \\
\hline 41 & I/O & 1/0 & 91 & GND & GND \\
\hline 42 & I/O & 1/0 & 92 & PRA, I/O & PRA, I/O \\
\hline 43 & I/O & I/O & 93 & I/O & I/O \\
\hline 44 & \(\mathrm{v}_{\mathrm{CCI}}\) & \(\mathrm{V}_{\mathrm{CCI}}\) & 94 & I/O & I/O \\
\hline 45 & 1/O & I/O & 95 & 1/0 & I/O \\
\hline 46 & 1/0 & 1/0 & 96 & 1/0 & I/O \\
\hline 47 & 1/O & 1/O & 97 & 1/O & I/O \\
\hline 48 & I/O & I/O & 98 & 1/O & I/O \\
\hline 49 & TDO, I/O & TDO, I/O & 99 & I/O & I/O \\
\hline 50 & 1/O & 1/O & 100 & TCK, I/O & TCK, I/O \\
\hline
\end{tabular}

Package Pin Assignments (continued)
313-Pin PBGA (Top View)


313-Pin PBGA
\begin{tabular}{|c|c|}
\hline Pin Number & A54SX32 Function \\
\hline A1 & GND \\
\hline A11 & I/O \\
\hline A13 & \(\mathrm{V}_{\text {CCR }}\) \\
\hline A15 & I/O \\
\hline A17 & I/O \\
\hline A19 & I/O \\
\hline A21 & I/O \\
\hline A23 & NC \\
\hline A25 & GND \\
\hline A3 & NC \\
\hline A5 & I/O \\
\hline A7 & I/O \\
\hline A9 & I/O \\
\hline AA1 & I/O \\
\hline AA11 & I/O \\
\hline AA13 & I/O \\
\hline AA15 & I/O \\
\hline AA17 & I/O \\
\hline AA19 & I/O \\
\hline AA21 & I/O \\
\hline AA23 & NC \\
\hline AA25 & I/O \\
\hline AA3 & I/O \\
\hline AA5 & NC \\
\hline AA7 & I/O \\
\hline AA9 & NC \\
\hline AB10 & I/O \\
\hline AB12 & I/O \\
\hline AB14 & I/O \\
\hline AB16 & I/O \\
\hline AB18 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline AB2 & NC \\
\hline AB20 & NC \\
\hline AB22 & I/O \\
\hline AB24 & I/O \\
\hline AB4 & NC \\
\hline AB6 & I/O \\
\hline AB8 & I/O \\
\hline AC1 & I/O \\
\hline AC11 & I/O \\
\hline AC13 & \(\mathrm{V}_{\text {CCR }}\) \\
\hline AC15 & I/O \\
\hline AC17 & I/O \\
\hline AC19 & I/O \\
\hline AC21 & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Pin Number & A54SX32 Function \\
\hline AC23 & I/O \\
\hline AC25 & NC \\
\hline AC3 & I/O \\
\hline AC5 & I/O \\
\hline AC7 & I/O \\
\hline AC9 & I/O \\
\hline AD10 & I/O \\
\hline AD12 & PRB, I/O \\
\hline AD14 & I/O \\
\hline AD16 & I/O \\
\hline AD18 & I/O \\
\hline AD2 & GND \\
\hline AD20 & I/O \\
\hline AD22 & NC \\
\hline AD24 & I/O \\
\hline AD4 & I/O \\
\hline AD6 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline AD8 & I/O \\
\hline AE1 & NC \\
\hline AE11 & I/O \\
\hline AE13 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline AE15 & I/O \\
\hline AE17 & I/O \\
\hline AE19 & I/O \\
\hline AE21 & I/O \\
\hline AE23 & TDO, I/O \\
\hline AE25 & GND \\
\hline AE3 & I/O \\
\hline AE5 & I/O \\
\hline AE7 & I/O \\
\hline AE9 & I/O \\
\hline B10 & I/O \\
\hline B12 & I/O \\
\hline B14 & I/O \\
\hline B16 & I/O \\
\hline B18 & I/O \\
\hline B2 & TCK, I/O \\
\hline B20 & I/O \\
\hline B22 & I/O \\
\hline B24 & I/O \\
\hline B4 & I/O \\
\hline B6 & I/O \\
\hline B8 & I/O \\
\hline C1 & TDI, I/O \\
\hline C11 & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Pin Number & A54SX32 Function \\
\hline C13 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline C15 & I/O \\
\hline C17 & I/O \\
\hline C19 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline C21 & I/O \\
\hline C23 & I/O \\
\hline C25 & NC \\
\hline C3 & I/O \\
\hline C5 & NC \\
\hline C7 & I/O \\
\hline C9 & I/O \\
\hline D10 & I/O \\
\hline D12 & I/O \\
\hline D14 & I/O \\
\hline D16 & I/O \\
\hline D18 & I/O \\
\hline D2 & I/O \\
\hline D20 & I/O \\
\hline D22 & I/O \\
\hline D24 & NC \\
\hline D4 & NC \\
\hline D6 & I/O \\
\hline D8 & I/O \\
\hline E1 & I/O \\
\hline E11 & I/O \\
\hline E13 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline E15 & I/O \\
\hline E17 & I/O \\
\hline E19 & I/O \\
\hline E21 & 1/O \\
\hline E23 & I/O \\
\hline E25 & I/O \\
\hline E3 & NC \\
\hline E5 & I/O \\
\hline E7 & I/O \\
\hline E9 & I/O \\
\hline F10 & NC \\
\hline F12 & I/O \\
\hline F14 & I/O \\
\hline F16 & NC \\
\hline F18 & I/O \\
\hline F2 & 1/O \\
\hline F20 & 1/O \\
\hline F22 & I/O \\
\hline F24 & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Pin Number & A54SX32 Function \\
\hline F4 & I/O \\
\hline F6 & NC \\
\hline F8 & I/O \\
\hline G1 & I/O \\
\hline G11 & I/O \\
\hline G13 & CLKB \\
\hline G15 & I/O \\
\hline G17 & I/O \\
\hline G19 & I/O \\
\hline G21 & I/O \\
\hline G23 & I/O \\
\hline G25 & I/O \\
\hline G3 & TMS \\
\hline G5 & I/O \\
\hline G7 & I/O \\
\hline G9 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline H10 & I/O \\
\hline H12 & PRA, I/O \\
\hline H14 & I/O \\
\hline H16 & I/O \\
\hline H18 & NC \\
\hline H2 & I/O \\
\hline H20 & I/O \\
\hline H22 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline H24 & I/O \\
\hline H4 & I/O \\
\hline H6 & I/O \\
\hline H8 & I/O \\
\hline J1 & I/O \\
\hline J11 & I/O \\
\hline J13 & CLKA \\
\hline J15 & I/O \\
\hline J17 & I/O \\
\hline J19 & I/O \\
\hline J21 & GND \\
\hline J23 & I/O \\
\hline J25 & I/O \\
\hline J3 & I/O \\
\hline J5 & I/O \\
\hline J7 & NC \\
\hline J9 & I/O \\
\hline K10 & I/O \\
\hline K12 & I/O \\
\hline K14 & I/O \\
\hline K16 & I/O \\
\hline
\end{tabular}

\section*{313-Pin PBGA (Continued)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Pin Number & A54SX32 Function & Pin Number & A54SX32 Function & Pin Number & A54SX32 Function \\
\hline K18 & 1/0 & N9 & \(\mathrm{V}_{\mathrm{CCI}}\) & U23 & I/O \\
\hline K2 & I/O & P10 & I/O & U25 & 1/0 \\
\hline K20 & \(\mathrm{V}_{\text {CCA }}\) & P12 & GND & U3 & 1/O \\
\hline K22 & I/O & P14 & GND & U5 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline K24 & 1/0 & P16 & I/O & U7 & I/O \\
\hline K4 & 1/0 & P18 & I/O & U9 & 1/0 \\
\hline K6 & 1/O & P2 & 1/O & V10 & 1/0 \\
\hline K8 & \(\mathrm{V}_{\mathrm{CCI}}\) & P20 & NC & V12 & 1/0 \\
\hline L1 & I/O & P22 & I/O & V14 & I/O \\
\hline L11 & I/O & P24 & 1/0 & V16 & NC \\
\hline L13 & GND & P4 & 1/0 & V18 & I/O \\
\hline L15 & I/O & P6 & I/O & V2 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline L17 & 1/0 & P8 & 1/0 & V20 & I/O \\
\hline L19 & 1/0 & R1 & 1/0 & V22 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline L21 & 1/0 & R11 & 1/0 & V24 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline L23 & 1/0 & R13 & GND & V4 & I/O \\
\hline L25 & 1/0 & R15 & I/O & V6 & 1/0 \\
\hline L3 & 1/0 & R17 & I/O & V8 & 1/0 \\
\hline L5 & 1/0 & R19 & 1/0 & W1 & 1/0 \\
\hline L7 & 1/0 & R21 & 1/0 & W11 & 1/0 \\
\hline L9 & 1/0 & R23 & I/O & W13 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline M10 & I/O & R25 & 1/0 & W15 & I/O \\
\hline M12 & GND & R3 & 1/0 & W17 & 1/0 \\
\hline M14 & GND & R5 & 1/0 & W19 & 1/0 \\
\hline M16 & \(\mathrm{V}_{\mathrm{CCI}}\) & R7 & 1/0 & W21 & 1/0 \\
\hline M18 & I/O & R9 & 1/0 & W23 & 1/0 \\
\hline M2 & 1/0 & T10 & 1/0 & W25 & 1/0 \\
\hline M20 & 1/0 & T12 & I/O & W3 & 1/0 \\
\hline M22 & 1/0 & T14 & HCLK & W5 & 1/0 \\
\hline M24 & 1/0 & T16 & I/O & W7 & NC \\
\hline M4 & 1/0 & T18 & 1/0 & w9 & 1/0 \\
\hline M6 & 1/0 & T2 & 1/0 & Y10 & 1/0 \\
\hline M8 & 1/0 & T20 & 1/0 & Y12 & 1/0 \\
\hline N1 & 1/0 & T22 & 1/0 & Y14 & 1/0 \\
\hline N11 & GND & T24 & 1/0 & Y16 & 1/0 \\
\hline N13 & GND & T4 & 1/0 & Y18 & 1/0 \\
\hline N15 & GND & T6 & I/O & Y2 & 1/0 \\
\hline N17 & I/O & T8 & 1/0 & Y20 & NC \\
\hline N19 & 1/0 & U1 & 1/0 & Y22 & 1/0 \\
\hline N21 & I/O & U11 & 1/0 & Y24 & NC \\
\hline N23 & \(\mathrm{V}_{\text {CCR }}\) & U13 & 1/0 & Y4 & I/O \\
\hline N25 & \(\mathrm{V}_{\text {CCA }}\) & U15 & 1/0 & Y6 & 1/0 \\
\hline N3 & \(\mathrm{V}_{\text {CCA }}\) & U17 & 1/0 & Y8 & 1/0 \\
\hline N5 & \(\mathrm{V}_{\text {CCR }}\) & U19 & 1/0 & & \\
\hline N7 & 1/0 & U21 & 1/0 & & \\
\hline
\end{tabular}

\section*{Package Pin Assignments (continued)}

\section*{329-Pin PBGA (Top View)}
\begin{tabular}{|c|c|}
\hline A & O0000000000000000000000 \\
\hline в &  \\
\hline c & ००००००००००००००००००००००० \\
\hline D & ○○○OOOOOOOOOOOOOOOOOOOO \\
\hline E & OOOO ○○○○ \\
\hline F & OOOO OOOO \\
\hline G & OOOO OOOO \\
\hline H & OOOO 0000 \\
\hline J & OOOO OOOO \\
\hline k & OOOO OOOOO OOOO \\
\hline \(\llcorner\) & OOOO 00000 0000 \\
\hline м & OOOO OOOOO OOOO \\
\hline N & O000 00000 0000 \\
\hline P & OOOO OOOOO OOOO \\
\hline R & OOOO OOOO \\
\hline T & OOOO OOOO \\
\hline u & OOOO OOOO \\
\hline \(v\) & OOOO OOOO \\
\hline w & OOOO OOOO \\
\hline Y & OOOOOOOOOOOOOOOOOOOOOOO \\
\hline AA & ००OOOOOOOOOOOOOOOOOOOOO \\
\hline AB & ○○○○○○○○○○○○○○○○○○○○○○○ \\
\hline & ००००००OOOOOOOOOOOOOOOOO \\
\hline
\end{tabular}

\section*{329-Pin PBGA}
\begin{tabular}{|c|c|}
\hline Pin Number & A54SX32 Function \\
\hline A1 & GND \\
\hline A10 & I/O \\
\hline A11 & I/O \\
\hline A12 & I/O \\
\hline A13 & CLKB \\
\hline A14 & I/O \\
\hline A15 & I/O \\
\hline A16 & I/O \\
\hline A17 & I/O \\
\hline A18 & I/O \\
\hline A19 & I/O \\
\hline A2 & GND \\
\hline A20 & I/O \\
\hline A21 & NC \\
\hline A22 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline A23 & GND \\
\hline A3 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline A4 & NC \\
\hline A5 & I/O \\
\hline A6 & I/O \\
\hline A7 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline A8 & NC \\
\hline A9 & I/O \\
\hline AA1 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline AA10 & I/O \\
\hline AA11 & I/O \\
\hline AA12 & I/O \\
\hline AA13 & I/O \\
\hline AA14 & I/O \\
\hline AA15 & I/O \\
\hline AA16 & I/O \\
\hline AA17 & I/O \\
\hline AA18 & I/O \\
\hline AA19 & I/O \\
\hline AA2 & I/O \\
\hline AA20 & TDO, I/O \\
\hline AA21 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline AA22 & I/O \\
\hline AA23 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline AA3 & GND \\
\hline AA4 & I/O \\
\hline AA5 & I/O \\
\hline AA6 & I/O \\
\hline AA7 & I/O \\
\hline AA8 & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Pin Number & \begin{tabular}{l}
A54SX32 \\
Function
\end{tabular} \\
\hline AA9 & I/O \\
\hline AB1 & I/O \\
\hline AB10 & I/O \\
\hline AB11 & PRB, I/O \\
\hline AB12 & I/O \\
\hline AB13 & HCLK \\
\hline AB14 & I/O \\
\hline AB15 & I/O \\
\hline AB16 & I/O \\
\hline AB17 & I/O \\
\hline AB18 & I/O \\
\hline AB19 & I/O \\
\hline AB2 & GND \\
\hline AB20 & I/O \\
\hline AB21 & I/O \\
\hline AB22 & GND \\
\hline AB23 & I/O \\
\hline AB3 & I/O \\
\hline AB4 & I/O \\
\hline AB5 & I/O \\
\hline AB6 & I/O \\
\hline AB7 & I/O \\
\hline AB8 & I/O \\
\hline AB9 & I/O \\
\hline AC1 & GND \\
\hline AC10 & I/O \\
\hline AC11 & I/O \\
\hline AC12 & I/O \\
\hline AC13 & I/O \\
\hline AC14 & I/O \\
\hline AC15 & NC \\
\hline AC16 & I/O \\
\hline AC17 & I/O \\
\hline AC18 & I/O \\
\hline AC19 & I/O \\
\hline AC2 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline AC20 & I/O \\
\hline AC21 & NC \\
\hline AC22 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline AC23 & GND \\
\hline AC3 & NC \\
\hline AC4 & I/O \\
\hline AC5 & I/O \\
\hline AC6 & I/O \\
\hline AC7 & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Pin Number & \begin{tabular}{l}
A54SX32 \\
Function
\end{tabular} \\
\hline AC8 & I/O \\
\hline AC9 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline B1 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline B10 & I/O \\
\hline B11 & I/O \\
\hline B12 & PRA, I/O \\
\hline B13 & CLKA \\
\hline B14 & I/O \\
\hline B15 & I/O \\
\hline B16 & I/O \\
\hline B17 & I/O \\
\hline B18 & I/O \\
\hline B19 & I/O \\
\hline B2 & GND \\
\hline B20 & I/O \\
\hline B21 & I/O \\
\hline B22 & GND \\
\hline B23 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline B3 & I/O \\
\hline B4 & 1/O \\
\hline B5 & 1/O \\
\hline B6 & I/O \\
\hline B7 & 1/O \\
\hline B8 & 1/O \\
\hline B9 & I/O \\
\hline C1 & NC \\
\hline C10 & I/O \\
\hline C11 & I/O \\
\hline C12 & I/O \\
\hline C13 & I/O \\
\hline C14 & 1/O \\
\hline C15 & I/O \\
\hline C16 & 1/O \\
\hline C17 & 1/O \\
\hline C18 & 1/O \\
\hline C19 & I/O \\
\hline C2 & TDI, I/O \\
\hline C20 & I/O \\
\hline C21 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline C22 & GND \\
\hline C23 & NC \\
\hline C3 & GND \\
\hline C4 & I/O \\
\hline C5 & 1/O \\
\hline C6 & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Pin Number & A54SX32 Function \\
\hline C7 & I/O \\
\hline C8 & I/O \\
\hline C9 & I/O \\
\hline D1 & I/O \\
\hline D10 & I/O \\
\hline D11 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline D12 & \(\mathrm{V}_{\text {CCR }}\) \\
\hline D13 & I/O \\
\hline D14 & I/O \\
\hline D15 & I/O \\
\hline D16 & I/O \\
\hline D17 & I/O \\
\hline D18 & I/O \\
\hline D19 & I/O \\
\hline D2 & I/O \\
\hline D20 & I/O \\
\hline D21 & I/O \\
\hline D22 & I/O \\
\hline D23 & I/O \\
\hline D3 & I/O \\
\hline D4 & TCK, I/O \\
\hline D5 & I/O \\
\hline D6 & I/O \\
\hline D7 & I/O \\
\hline D8 & I/O \\
\hline D9 & I/O \\
\hline E1 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline E2 & I/O \\
\hline E20 & I/O \\
\hline E21 & I/O \\
\hline E22 & I/O \\
\hline E23 & I/O \\
\hline E3 & I/O \\
\hline E4 & I/O \\
\hline F1 & I/O \\
\hline F2 & TMS \\
\hline F20 & I/O \\
\hline F21 & I/O \\
\hline F22 & I/O \\
\hline F23 & I/O \\
\hline F3 & I/O \\
\hline F4 & I/O \\
\hline G1 & I/O \\
\hline G2 & I/O \\
\hline G20 & I/O \\
\hline
\end{tabular}

329-Pin PBGA
\begin{tabular}{|c|c|}
\hline Pin Number & \begin{tabular}{l}
A54SX32 \\
Function
\end{tabular} \\
\hline G21 & I/O \\
\hline G22 & I/O \\
\hline G23 & GND \\
\hline G3 & I/O \\
\hline G4 & I/O \\
\hline H1 & I/O \\
\hline H2 & I/O \\
\hline H2O & \(\mathrm{V}_{\text {CCA }}\) \\
\hline H21 & I/O \\
\hline H22 & I/O \\
\hline H23 & I/O \\
\hline H3 & I/O \\
\hline H4 & I/O \\
\hline J1 & NC \\
\hline J2 & I/O \\
\hline J20 & I/O \\
\hline J21 & I/O \\
\hline J22 & I/O \\
\hline J23 & I/O \\
\hline J3 & I/O \\
\hline J4 & I/O \\
\hline K1 & I/O \\
\hline K10 & GND \\
\hline K11 & GND \\
\hline K12 & GND \\
\hline K13 & GND \\
\hline K14 & GND \\
\hline K2 & I/O \\
\hline K20 & I/O \\
\hline K21 & I/O \\
\hline K22 & I/O \\
\hline K23 & I/O \\
\hline K3 & I/O \\
\hline K4 & I/O \\
\hline L1 & I/O \\
\hline L10 & GND \\
\hline L11 & GND \\
\hline L12 & GND \\
\hline L13 & GND \\
\hline L14 & GND \\
\hline L2 & I/O \\
\hline L20 & \(\mathrm{V}_{\text {CCR }}\) \\
\hline L21 & I/O \\
\hline L22 & I/O \\
\hline L23 & NC \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Pin Number & \begin{tabular}{l}
A54SX32 \\
Function
\end{tabular} \\
\hline L3 & I/O \\
\hline L4 & \(\mathrm{V}_{\text {CCR }}\) \\
\hline M1 & I/O \\
\hline M10 & GND \\
\hline M11 & GND \\
\hline M12 & GND \\
\hline M13 & GND \\
\hline M14 & GND \\
\hline M2 & I/O \\
\hline M20 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline M21 & I/O \\
\hline M22 & I/O \\
\hline M23 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline M3 & I/O \\
\hline M4 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline N1 & I/O \\
\hline N10 & GND \\
\hline N11 & GND \\
\hline N12 & GND \\
\hline N13 & GND \\
\hline N14 & GND \\
\hline N2 & I/O \\
\hline N20 & NC \\
\hline N21 & I/O \\
\hline N22 & I/O \\
\hline N23 & I/O \\
\hline N3 & I/O \\
\hline N4 & I/O \\
\hline P1 & I/O \\
\hline P10 & GND \\
\hline P11 & GND \\
\hline P12 & GND \\
\hline P13 & GND \\
\hline P14 & GND \\
\hline P2 & I/O \\
\hline P20 & I/O \\
\hline P21 & I/O \\
\hline P22 & I/O \\
\hline P23 & I/O \\
\hline P3 & I/O \\
\hline P4 & I/O \\
\hline R1 & I/O \\
\hline R2 & I/O \\
\hline R20 & I/O \\
\hline R21 & I/O \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Pin Number & \begin{tabular}{l}
A54SX32 \\
Function
\end{tabular} \\
\hline R22 & I/O \\
\hline R23 & I/O \\
\hline R3 & I/O \\
\hline R4 & I/O \\
\hline T1 & I/O \\
\hline T2 & I/O \\
\hline T20 & I/O \\
\hline T21 & I/O \\
\hline T22 & I/O \\
\hline T23 & I/O \\
\hline T3 & I/O \\
\hline T4 & I/O \\
\hline U1 & I/O \\
\hline U2 & I/O \\
\hline U20 & I/O \\
\hline U21 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline U22 & I/O \\
\hline U23 & I/O \\
\hline U3 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline U4 & I/O \\
\hline V1 & \(\mathrm{V}_{\mathrm{CCI}}\) \\
\hline V2 & I/O \\
\hline V20 & I/O \\
\hline V21 & I/O \\
\hline V22 & I/O \\
\hline V23 & I/O \\
\hline V3 & I/O \\
\hline V4 & I/O \\
\hline W1 & I/O \\
\hline W2 & I/O \\
\hline W20 & I/O \\
\hline W21 & I/O \\
\hline W22 & I/O \\
\hline W23 & NC \\
\hline W3 & I/O \\
\hline W4 & I/O \\
\hline Y1 & NC \\
\hline Y10 & I/O \\
\hline Y11 & I/O \\
\hline Y12 & \(\mathrm{V}_{\text {CCA }}\) \\
\hline Y13 & \(\mathrm{V}_{\text {CCR }}\) \\
\hline Y14 & I/O \\
\hline Y15 & I/O \\
\hline Y16 & I/O \\
\hline Y17 & I/O \\
\hline
\end{tabular}
\begin{tabular}{|cc|}
\hline Pin Number & \begin{tabular}{c} 
A54SX32 \\
Function
\end{tabular} \\
\hline Y18 & I/O \\
Y19 & I/O \\
Y2 & I/O \\
Y20 & GND \\
Y21 & I/O \\
Y22 & I/O \\
Y23 & I/O \\
Y3 & I/O \\
Y4 & GND \\
Y5 & I/O \\
Y6 & I/O \\
Y7 & I/O \\
Y8 & I/O \\
Y9 & I/O \\
\hline
\end{tabular}

\section*{Package Mechanical Drawings}

\section*{Plastic Leaded Chip Carrier (PLCC)}


Plastic Leaded Chip Carrier Packages (PLCC)
\begin{tabular}{|c|cc|}
\hline Jedec Equiv & \multicolumn{2}{|c|}{\begin{tabular}{c} 
PLCC 84 \\
MS007 AE VAR
\end{tabular}} \\
\hline Dimension & Min & Max \\
\hline A & 3.94 & 4.45 \\
A1 & 2.29 & 3.30 \\
B & 0.33 & 0.69 \\
B2 & 0.66 & 0.81 \\
C & 0.13 & 0.28 \\
D/E & 29.72 & 30.73 \\
D1/E1 & 28.96 & 29.46 \\
D2/E2 & 27.69 & 28.70 \\
D3/E3 & \multicolumn{2}{|c|}{25.4 nominal } \\
e1 & \multicolumn{2}{|c|}{} \\
\hline
\end{tabular}

\section*{Notes:}
1. All dimensions arein millimeters.
2. BSC-Basic Spacing between Centers.

\section*{Package Mechanical Drawings (continued)}

\section*{Plastic Quad Flatpack (PQFP, TQFP, VQFP)}


Detail A


\section*{Package Mechanical Drawings (continued)}

Plastic Quad Flatpack
Rectuangular Package (PQFP)


Detail A


Plastic Quad Flat Packages (PQFP)
\begin{tabular}{|c|c|c|c|}
\hline Jedec Equiv & \multicolumn{3}{|c|}{\begin{tabular}{c} 
PQFP 208 \\
MO-143
\end{tabular}} \\
\hline Dimension & Min & Nom & Max \\
\hline A & & 3.70 & 4.10 \\
A1 & 0.25 & 0.38 & \\
A2 & 3.20 & 3.40 & 3.60 \\
b & 0.17 & & 0.27 \\
c & 0.09 & & 0.20 \\
D/E & 30.25 & 30.60 & 30.85 \\
D1/E1 & 27.90 & 28.00 & 28.10 \\
\cline { 2 - 4 } e & \multicolumn{3}{|c|}{0.50 BSC } \\
L & 0.50 & 0.60 & 0.75 \\
ccc & \multicolumn{3}{|c|}{} \\
Theta & 0 & & 0.10 \\
Diameter & 19.82 & 20.32 & 20.82 \\
\hline
\end{tabular}

Thin Quad Flatpacks (TQFP)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Jedec Equiv & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \hline \text { TQFP } 144 \\
& \text { MO-136 }
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{gathered}
\text { TQFP } 176 \\
\text { MO-136 }
\end{gathered}
\]} \\
\hline Dimension & Min & Nom & Max & Min & Nom & Max \\
\hline A & & & 1.60 & & & 1.60 \\
\hline A1 & 0.05 & 0.10 & 0.15 & 0.05 & 0.10 & 0.15 \\
\hline A2 & 1.35 & 1.40 & 1.45 & 1.35 & 1.40 & 1.45 \\
\hline b & 0.17 & & 0.27 & 0.17 & & 0.27 \\
\hline C & 0.09 & & 0.20 & 0.09 & & 0.20 \\
\hline D/E & 21.75 & 22.00 & 22.25 & 25.75 & 26.00 & 26.25 \\
\hline D1/E1 & 19.90 & 20.00 & 20.10 & 23.90 & 24.00 & 24.10 \\
\hline e & \multicolumn{3}{|c|}{0.50 BSC} & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline L & 0.45 & 0.60 & 0.75 & 0.45 & 0.60 & 0.75 \\
\hline ccc & & & 0.10 & & & 0.10 \\
\hline Theta & 0 & & 7 deg & 0 & & 7 deg \\
\hline
\end{tabular}

\section*{Notes:}
1. All dimensions are in millimeters.
2. BSC-Basic Spacing between Centers.

Thin Quad Flatpacks (VQFP)
\begin{tabular}{|c|c|c|c|}
\hline Jedec Equiv & \multicolumn{3}{|c|}{\begin{tabular}{c} 
VQFP 100 \\
MO-136
\end{tabular}} \\
\hline Dimension & Min & Nom & Max \\
\hline A & & & 1.20 \\
A1 & 0.05 & 0.10 & 0.15 \\
A2 & 0.95 & 1.00 & 1.05 \\
b & 0.17 & & 0.27 \\
c & 0.09 & & 0.20 \\
D/E & 15.75 & 16.00 & 16.25 \\
D1/E1 & 13.90 & 14.00 & 14.10 \\
\cline { 2 - 4 } e & \multicolumn{3}{|c|}{0.50 BSC} \\
L & 0.45 & 0.60 & 0.75 \\
ccc & \multicolumn{4}{|c|}{} \\
Theta & 0 & & 0.10 \\
Notes:
\end{tabular}

Notes:
1. All dimensions are in millimeters.
2. BSC-Basic Spacing between Centers.

\section*{Package Mechanical Drawings (continued)}

\section*{Plastic Ball Grid Array (BGA313)}


Bottom View


\section*{Package Mechanical Drawings (continued)}

Plastic Ball Grid Array (BGA329)


Plastic Ball Grid Array (PBGA)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline JEDEC Equivalent & \multicolumn{3}{|c|}{PBGA313} & \multicolumn{3}{|c|}{PBGA329} \\
\hline Dimension & Min. & Nom. & Max. & Min. & Nom. & Max. \\
\hline A & 2.12 & 2.33 & 2.52 & 2.17 & 2.33 & 2.70 \\
\hline A1 & 0.50 & 0.60 & 0.70 & 0.50 & 0.60 & 0.70 \\
\hline A2 & 1.12 & 1.17 & 1.22 & 1.10 & 1.20 & 1.30 \\
\hline D & 34.80 & 35.00 & 35.20 & 30.80 & 31.00 & 31.20 \\
\hline D1 & \multicolumn{3}{|c|}{30.48 BSC} & \multicolumn{3}{|c|}{27.94 BSC} \\
\hline D2 & 29.50 & 30.00 & 30.70 & 27.90 & 28.00 & 28.10 \\
\hline E & 34.80 & 35.00 & 35.20 & 30.80 & 31.00 & 31.20 \\
\hline E1 & \multicolumn{3}{|c|}{30.48 BSC} & \multicolumn{3}{|c|}{27.94 BSC} \\
\hline E2 & 29.50 & 30.00 & 30.70 & 27.90 & 28.00 & 28.10 \\
\hline b & 0.60 & 0.76 & 0.90 & 0.60 & 0.76 & 0.90 \\
\hline C & 0.53 & 0.56 & 0.61 & 0.53 & 0.60 & 0.70 \\
\hline aaa & & & 0.15 & & & 0.20 \\
\hline bbb & & & N/A & & & 0.20 \\
\hline CCC & & & 0.35 & & & 0.25 \\
\hline e & \multicolumn{3}{|c|}{1.27 typ.} & \multicolumn{3}{|c|}{1.27 typ.} \\
\hline
\end{tabular}

Notes:
1. All dimensions arein millimeters.
2. BSC-Basic Spacing between Centers.

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.

http://www.actel.com

Actel Europe Ltd.
Daneshill House, Lutyens Close
Basingstoke, Hampshire RG24 8AG
United Kingdom
Tel: +44.(0)1256.305600
Fax: +44.(0)1256.355420

Actel Corporation
955 East Arques Avenue
Sunnyvale, California 94086 USA
Tel: 408.739.1010
Fax: 408.739.1540

Actel Asia-Pacific
EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan
Tel: +81.(0)3.3445.7671
Fax: +81.(0)3.3445.7668```

