

20 YEARS of

SDRAM PLL Tuning

SDRAM PLL Tuning

- Objective: Find the Correct Skew Needed for the SDRAM Clock with Respect to the System Clock
- Two Methods:
 - "Scientific" vs. "Trial and Error"



Design Recommendations

Use "Zero Delay Buffer" Mode of the PLL

- Allows Control of Phase of External Clock with Respect to the Input Clock
- SDRAM Clock Output of PLL (e0)
- SDRAM Pins:
 - Use Fast I/O's Settings
 - Group Together to Minimize Skew



First, Read the Datasheets

SDRAM (MT48LC4M32B2-7)

- Data In: $t_{su} = 2 ns$, $t_{h} = 1 ns$

- Data Out: toh = 2.5 ns, thz/tac = 5.5 ns (CL=3)
 - 2.5 5.5 ns (Data Undefined)

AC CHARACTERISTICS		-	6	-	7			
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CLK	CL = 3	^t AC (3)		5.5		5.5	ns	
(pos. edge)	CL = 2	^t AC (2)		7.5		8	ns	
	CL = 1	^t AC (1)		17		17	ns	
Address hold time	-	^t AH	1		1		ns	
Address setup time		tAS	1.5		2		ns	
CLK high-level width		^t CH	2.5		2.75		ns	
CLK low-level width	_	tCL	2.5		2.75		ns	
Clock cycle time	CL = 3	^t CK (3)	6		7		ns	23
	CL = 2	^t CK (2)	10		10		ns ns	23
	CL = 1	^t CK (1)	20		20			23
CKE hold time		^t CKH	1		1		ns	
CKE setup time		^t CKS	1.5		2		ns	
CS#, RAS#, CAS#, WE#, DQM hol	d time	^t CMH	1		1		ns	
CS#, RAS#, CAS#, WE#, DQM set	up time	tcms	1.5		2		ns	
Data-in hold time		tDH	1		1		ns	
Data-in setup time		^t DS	1.5		2		ns	
Data-out high-impedance time	CL = 3	^t HZ (3)		5.5		5.5	ns	10
	CL = 2	^t HZ (2)		7.5		8	ns	10
	CL = 1	^t HZ (1)		17		17	ns	10
Data-out low-impedance time		tLZ	1		1		ns	
Data-out hold time		tOH	2		2.5		ns	





READ – WITHOUT AUTO PRECHARGE¹







WRITE - WITHOUT AUTO PRECHARGE¹





Cyclone Parameters

FPGA (Cyclone 1C20-7)

- Column I/O's and Global Clock
- Data In: $t_{su} = 2.4 \text{ ns}$, $t_{h} = 0 \text{ ns}$
- Data Out: toutco = 2 ns (min) 4.4 ns (max)
 - 2.0 4.4 ns (Data Undefined)

Table 4–36. EP1C20 Column Pin Global Clock External I/O Timing Parameters													
Symbol	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	Unit							
Symbol	Min Max		Min	Max	Min			Max					
t _{INSU}	2.226		2.406		2.585		ns						
t _{in H}	0.000		0.000		0.000		ns						
t _{outco}	2.000	3.926	2.000	4.358	2.000	4.795	ns						



Calculate the Window - Cyclone

SDRAM Clock Can Lead System Clock by: Minimum of:

 $t_{coutmin(FPGA)} - t_{h(SDRAM)} = 2 ns - 1 ns = 1 ns$

 $t_{clk} - t_{hz}(SDRAM) - t_{su}(FPGA) = 10 \text{ ns} - 5.5 \text{ ns} - 2.4 \text{ ns} = 2.1 \text{ ns}$

SDRAM Clock Can Lag System Clock by: Minimum of:

toh(SDRAM) - th(FPGA) = 2.5 ns - 0 ns = 2.5 ns

 $t_{clk} - t_{coutmax}(FPGA) - t_{su}(SDRAM) = 10 ns - 4.4 ns - 2 ns = 3.6 ns$

Window Between +1 ns to – 2.5 ns



Stratix Parameters

FPGA (Stratix 1S10-6)

- Column I/O's and Global Clock
- Data In: tsu = 1.75 ns, th = 0 ns
- Data Out: toutco = 2 ns(min) 5.5 ns(max)
 - 2.0 5.5 ns (Data Undefined)

Table 4–54. EP1S10 Column Pin Global Clock External I/O Timing Parameters														
Symbol	-5 Spee	d Grade	-6 Spee	d Grade	-7 Spee	Unit								
Symbol	Min Max		Min	Max	Min			Max						
t _{INSU}	1.699		1.748		1.993		ns							
t _{INH}	0.000		0.000		0.000		ns							
t _{outco}	2.000	5.143	2.000	5.504	2.000	6.308	ns							



Calculate the Window - Stratix

SDRAM Clock Can Lead System Clock by: Minimum of:

 $t_{coutmin(FPGA)} - t_{h(SDRAM)} = 2 ns - 1 ns = 1 ns$

 $t_{clk} - t_{hz(SDRAM)} - t_{su(FPGA)} = 10ns - 5.5 ns - 1.75 ns = 2.75 ns$

SDRAM Clock Can Lag System Clock by: Minimum of:

toh(SDRAM) - th(FPGA) = 2.5 ns - 0 ns = 2.5 ns

tclk - tcoutmax(FPGA) - tsu(SDRAM) = 10 ns - 5.5 ns - 2 ns = 2.5 ns

■ Window = +1 ns to - 2.5 ns

- Same As Cyclone at 100 MHz
- Windows Different at Higher Frequencies



PLL Tuning

- Only a 3.5 ns Window (at 100 MHz)
 - +1 ns to -2.5 ns
- Center the Phase Shift in the Middle of Window
 - -0.75 ns Phase Shift
- Window Can Change, Dependent On:
 - SDRAM
 - SDRAM CAS Latency
 - FPGA Device:
 - Global Clock Versus Regional Clock
 - Column Versus Row I/O's
 - Speed Grade



PLL Tuning (100 MHz)





Setting Up Clock Skew

PLL Setup

- Zero Delay Buffer
- Use Input Clock for System Clock
- Use e0 for SDRAM Clock
- Add -0.75 ns Phase Shift



Clock Setup





Set Phase Shift

MegaWizard Plug-In Manager - A	LTCLKLOCK [page 1 of 15]
sdram_pll inclk0 inclk0 frequency: 80.000 MHz Operation Mode: Zero Delay Buffer Clk Ratio Ph (dg) Td (ns) DC (%) e0 1/1 -21.60 0.00 50.00	Able to implement the requested PLL Jump to page for: General/Modes General Which device family will you be using? Stratix Use Fast PLL What is the frequency of the inclock0 input? 80.000 MHz • Create an 'pllena' input to selectively enable the PLL Create an 'areset' input to asynchronously reset the PLL Create an 'pldena' input to selectively enable the phase/freq. detector Operation mode How will the PLL outputs be generated? Use the feedback path inside the PLL In Normal Mode Mith no compensation Create an 'tipin' input for an external feedback (External Feedback Mode) Which output clock will be compensated for? e0 •



Shift Clock e0





Skew After Compile

standard_32 Comp	oila	itio	n Report		
- 🗃 📲 Hierarchy	~	tco	(Clock to Output Delays)		
🛛 🚑 📰 Summary			Output Name		~
Compiler Settings			Register Name Clock Name	Actual tco	
Messages		58	EDG[3]	8.465 ns	
		61	EDG[4]	8.708 ns	
⊕		64	EDG[5]	8.999 ns	
		67		8.677 ns	
Gul Seventiene		70	LEDG[7]	8.440 ns	
The second secon		73	PLD_CLKOUT	-0.780 ns	
Floorplan View		74	⊞sdram_pll:inst2 altpll:altpll_component[_extclk0	-0.780 ns	
		76	SDRAM_A[0]	5.751 ns	
🗄 🥵 Timing Applyang		79	SDRAM_A[1] SDRAM_A[1]	5.751 ns	
		82	SDRAM_A[2]	5.751 ns	
Clock Poquizor		85	SDRAM_A[3] SDRAM_A[3]	5.751 ns	
		88	SDRAM_A[4] SDRAM_A[4]	5.751 ns	
		91	SDRAM_A[5] SDRAM_A[5]	5.751 ns	
		94	SDRAM_A[6] SDRAM_A[6]	5.751 ns	
		97	SDRAM_A[7] SDRAM_A[7]	5.751 ns	
		100	SDRAM_A[8] SDRAM_A[8]	5.751 ns	
		103	SDRAM_A[9] SDRAM_A[9]	5.751 ns	
	~	106	SDRAM_A[10] SDRAM_A[10]	5.751 ns	
<	_	109	SDRAM_A[11]	5.751 ns	~
		احتدا		Le por	





20 YEARS of

Overtuning

Overtuning Symptoms

- Caused by "Trail and Error" Method
- False Tuning Window
- Single Read/Writes to SDRAM Work
- Running Code From SDRAM Fails
 - Best Way to Test Tuning
- DMA Transfer Provide Skewed Data

This Causes the SDRAM to Provide the Data One Clock Cycle Early



Overtuning (50 MHz)





Overtuning: Data Received Early

& Quartus II - [Tuned_PLL_DMA]

log: 2003/04/09 16:39:22 #0																			
Туре	Alias	Node Name	-2	-1	9	1	2		3		4		ş		6	7	7	8	
6		. SDRAM_A		FFFh	X	040h	X	000h	X	001h	X	002h	X	003h	X O	04h	(005h	X	006h
\odot		⊕ SDRAM_BA		1h	X	an tingana		and the second						A Destrict of some second			Oh		in action is
•		SDRAM_CAS_N																	,
1		SDRAM_CS_N																	,
0		. SDRAM_DQ				A5A50	3FFh						X	15A50000h	X A5A5	50001h	A5A50002	h X7	A5A5000
0		⊕- SDRAM_DQM	_												Oh				
0		SDRAM_WE_N			-														
0		SDRAM_RAS_N																_	

log: 20	03/04/09	17:00:51 #0														click to	add t
Туре	Alias	Node Name	p	1		2	3		4		5		6		7		8
0				040h		000h	Ż	001h	Ż	002h	Ż	003h	Ż	004h	Ż	005h	Ż
6		⊕- SDRAM_BA	\subset								(all a				1000		Oh
0		SDRAM_CAS_N															
0		SDRAM_CS_N	1														
0		⊕- SDRAM_DQ			ASAS	03FFh				A5A503C0	h X A	A5A50001	h 🗸 🗚	5A50002	hXA	5A50003k	h X
0		⊕- SDRAM_DQM									1842		10014				Oh
0		SDRAM_WE_N	-														
0		SDRAM_RAS_N	1														



Conclusions

- Tight Control is Needed for the SDRAM Clock and System Clock For System to Function Correctly
- Verify PLL's are Correct by Executing Software from SDRAM or Using DMA to Read/Write

