A clock configuration in which there are two or more clocks within a single device. The Quartus® II Timing Analyzer supports multiclock timing requirements and multiclock timing analysis.
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |