A logic option that removes redundant LCELL primitives or WYSIWYG primitives. Turning this option on optimizes a circuit for area and speed.

This is a project-wide option. This option is available for all Altera^® devices supported by the Quartus^® II software.