| CAUSE: | In the Verilog Design File(s) (.v) for the design, you declared the specified port with Port Declaration(s), declared the port as a register in Register Declaration(s), and specified the value of the register with Initial Construct(s). However, the Compiler cannot compile a Verilog Design File that contains only Port Declarations, Register Declarations, and Initial Constructs because the file does not contain any design logic. |
| ACTION: | Add other Verilog HDL constructs to one of the Verilog Design Files to make sure the file contains design logic, or add to the project a Verilog Design File that contains logic. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |