Quartus

LVDS receiver <name>'s clock0 and clock1 input ports must be fed by the same LVDS receiver PLL

CAUSE: You did not feed the clock0 and clock1 input ports of an LVDS receiver with the same LVDS receiver PLL.
ACTION: Edit the design so that one LVDS receiver PLL feeds the LVDS receiver.

- PLDWorld -

 
Created by chm2web html help conversion utility.