Quartus

Clock0 input port of LVDS transmitter <name> must be fed by the LVDS transmitter PLL clock0

CAUSE: The clock0 input port of the specified LVDS transmitter is not connected to the LVDS receiver PLL clock0.
ACTION: Connect the clock0 to the LVDS receiver PLL clock0.

- PLDWorld -

 
Created by chm2web html help conversion utility.