Quartus

Clock1 input port of LVDS transmitter <name> must be fed by the LVDS transmitter PLL clock1

CAUSE: The clock1 input port of the specified LVDS transmitter is not connected to the LVDS receiver PLL clock1.
ACTION: Connect the clock1 to the LVDS receiver PLL clock1.

- PLDWorld -

 
Created by chm2web html help conversion utility.