| CAUSE: | The specified ClockLock PLL has the specified output port that feeds the specified node. However, the node is not an output pin. The output port of the ClockLock PLL must feed an output pin. |
| ACTION: | Modify the design so the specified output port of the ClockLock PLL feeds an output pin. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |