CAUSE: | You connected the ClockLock feedback in port of the specified ClockLock PLL, but the external clock port of the ClockLock PLL does not feed an output pin. The external clock port must feed an output pin. |
ACTION: | Modify the design so that the external clock port feeds an output pin. |
- PLDWorld - |
|
Created by chm2web html help conversion utility. |