| CAUSE: | You inverted the destination of the specified port of the specified ClockLock PLL. However, the destination of the specified port cannot be inverted. |
| ACTION: | Modify the design so the destination of the port is no longer inverted. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |