| CAUSE: | The specified port of the specified ClockLock PLL feeds to more than the specified maximum number of destinations. |
| ACTION: | Modify the design so that the port feeds to no more than the maximum number of destinations. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |