CAUSE: | You assigned both the Increase Delay to Output Enable Pin and the Increase tzx Delay to Output Pin logic options to the specified node. However, APEX II devices cannot support both logic options simultaneously. |
ACTION: | Delete one of the two logic options. |
- PLDWorld - |
|
Created by chm2web html help conversion utility. |