| CAUSE: | The specified fast PLL has the specified differential I/O data rate, but it can support only the specified maximum limit. |
| ACTION: | Modify the design so that the differential I/O data rate is less than or equal to the specified maximum differential I/O data rate. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |