| CAUSE: | You used the Create HDL Design File for Current File command (Tools menu) to create a Verilog Design File (.v) or VHDL Design File (.vhd) from the current design file. However, the current design file contains a pin or port with illegal name characters. This can cause the Verilog Design File (.v) to not compile once it is generated. |
| ACTION: | Rename the pin or port to exclude the illegal name characters and create the HDL design file again. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |