| CAUSE: | In the Continuous Assignments section of a Verilog Design File (.v), you assigned more than one value to the specified net. You can assign only one value to (that is, use only one Continuous Assignment Statement for) a net in a Verilog Design File. |
| ACTION: | Make sure the Verilog Design File contains only one Continuous Assignment Statement that assigns a value to the signal. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |