| CAUSE: | Integrated Synthesis generated the specified error for a Verilog Design File (.v) or VHDL Design File (.vhd). |
| ACTION: | Edit the file to correct the error. A future version of the Quartus II software will provide more detailed information about this error. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |