Quartus

Verilog HDL syntax error at <location>: unexpected end of file in If Statement

CAUSE: In a Verilog Design File (.v) at the specified location, you used an If Statement that is not ended correctly. For instance, you may have forgotten the end that should appear at the end of the If Statement.
ACTION: Make sure the If Statement is syntactically correct.

See also:

Section 9.4 of the IEEE Std. 1364-2001 IEEE Standard Verilog Hardware Description Language manual

- PLDWorld -

 
Created by chm2web html help conversion utility.