Quartus

Verilog HDL Task Enable Statement error at <location>: incorrect number of arguments for Task Enable Statement

CAUSE: In a Verilog Design File (.v) at the specified location, you used a Task Enable Statement, but the Task Enable Statement does not pass the correct number of arguments for the task. The number of arguments passed must match the number of arguments in the Task Definition exactly.
ACTION: Edit the design to make sure the argument list in the Task Enable Statement matches the argument list in the Task Definition.

See also:

Section 10.2 of the IEEE Std. 1364-2001 IEEE Standard Verilog Hardware Description Language manual

- PLDWorld -

 
Created by chm2web html help conversion utility.