CAUSE: | In a Verilog Design File (.v) at the specified location, you created or used a text macro with more than 128 arguments. The Quartus II software requires that a text macro have no more than 128 arguments. |
ACTION: | Reduce the number of arguments for the macro so it does not exceed 128. |
See also:
Section 19 of the IEEE Std. 1364-2001 IEEE Standard Verilog Hardware Description Language manual
- PLDWorld - |
|
Created by chm2web html help conversion utility. |