CAUSE: | In a Verilog Design File (.v) at the specified location, you used a system Function Call to the specified function; however, Integrated Synthesis does not support the system Function Call. |
ACTION: | Remove the specified Function Call. |
See also:
Section 10.3 of the IEEE Std. 1364-2001 IEEE Standard Verilog Hardware Description Language manual
- PLDWorld - |
|
Created by chm2web html help conversion utility. |