CAUSE: | In a Case Statement at the specified location in a VHDL Design File (.vhd), you specified a Case Statement expression with the specified type. However, the expression must have a discrete type or a one-dimensional array type that has an element base type that is a character type. This error may occur when using a Case Statement to implement RAM in a design. |
ACTION: | Change the Case Statement using temporary variables and nested Case Statements. |
See also:
Section 8.8 of the IEEE Std 1076-1993 IEEE Standard VHDL Language Reference Manual
- PLDWorld - |
|
Created by chm2web html help conversion utility. |