| CAUSE: | The specified value in a VHDL Design File (.vhd) contains a divisor that is zero or an expression that reduces to zero. However, a value cannot be divided by zero. |
| ACTION: | Make sure the divisor is not zero or an expression that reduces to zero. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |