CAUSE: | In a Generate Statement at the specified location in a VHDL Design File (.vhd), you used a condition that is not constant. However, the condition must be constant. |
ACTION: | Change the condition so it is constant. |
See also:
Section 9.7 of the IEEE Std 1076-1993 IEEE Standard VHDL Language Reference Manual
- PLDWorld - |
|
Created by chm2web html help conversion utility. |