CAUSE: | In a Wait Statement at the specified location in a VHDL Design File (.vhd), you did not use a condition clause with the UNTIL keyword. |
ACTION: | Change the Wait Statement so it contains a condition clause with the UNTIL keyword. |
See also:
Section 8.1 of the IEEE Std 1076-1993 IEEE Standard VHDL Language Reference Manual
- PLDWorld - |
|
Created by chm2web html help conversion utility. |