CAUSE: | In a Variable Assignment Statement at the specified location in a VHDL Design File (.vhd), you used something other than := to assign a value to the specified variable. However, you must use:= to assign a value to a variable. |
ACTION: | Make sure you use := in the Variable Assignment Statement. |
See also:
Section 8.5 of the IEEE Std 1076-1993 IEEE Standard VHDL Language Reference Manual
- PLDWorld - |
|
Created by chm2web html help conversion utility. |