CAUSE: | You used the Export command (File menu), or used the EDA Tool Post-Compilation Commands > Generate Test Bench Template command (Processing menu) to generate the specified Verilog Test Bench File for simulation. |
ACTION: | No action is required. |
See also:
Overview: Using the Quartus II Software with Other EDA Tools
- PLDWorld - |
|
Created by chm2web html help conversion utility. |