Implemented
<number>
ClockLock PLLs
CAUSE:
The Logic Synthesizer implemented the specified number of
ClockLock PLLs
during logic synthesis.
ACTION:
No action is required.
- PLDWorld -
Created by
chm2web
html help conversion utility.
